enjoy-digital / litesata_axiomView external linksLinks
☆13Feb 8, 2021Updated 5 years ago
Alternatives and similar repositories for litesata_axiom
Users that are interested in litesata_axiom are comparing it to the libraries listed below
Sorting:
- A simple spidergon network-on-chip with wormhole switching feature☆12Mar 22, 2021Updated 4 years ago
- Finding the bacteria in rotting FPGA designs.☆14Dec 28, 2020Updated 5 years ago
- DDR3 controller for nMigen (WIP)☆14Dec 25, 2023Updated 2 years ago
- The PE for the second generation CGRA (garnet).☆18Apr 25, 2025Updated 9 months ago
- experimentation with gnu make for Xilinx Vivado compilation. dependencies can be complicated.☆23Dec 14, 2023Updated 2 years ago
- Small footprint and configurable SATA core☆161Updated this week
- Small footprint and configurable Inter-Chip communication cores☆66Updated this week
- VexRiscv-SMP integration test with LiteX.☆26Nov 16, 2020Updated 5 years ago
- Triple Modular Redundancy☆28Sep 4, 2019Updated 6 years ago
- ESI is an FPGA connectivity system. It uses typed, latency-insensitive on-chip connections between ESI-enabled modules. It also bridges o…☆35Sep 30, 2020Updated 5 years ago
- A robust, open-source physical layer implementation for FPGA-to-FPGA communication over high-speed serial links of the Quantum Error Corr…☆26Feb 10, 2026Updated last week
- Multi-Processor System on Chip verified with UVM/OSVVM/FV☆35Jan 27, 2026Updated 3 weeks ago
- Board and connector definition files for nMigen☆30Sep 22, 2020Updated 5 years ago
- ☆10Sep 7, 2023Updated 2 years ago
- Open-source CSI-2 receiver for Xilinx UltraScale parts☆37Jul 10, 2019Updated 6 years ago
- ☆12Feb 7, 2026Updated last week
- Medium Access Control layer of 802.15.4☆13Nov 14, 2014Updated 11 years ago
- NTHU EE6550 Machine Learning Course Projects (include Maximum A Posteriori Estimation, Linear Regression, Neural Network Image Classifica…☆10Sep 7, 2025Updated 5 months ago
- axiom micro mainboard containing the cmos sensor, headers for plugin modules and more☆40Jan 25, 2021Updated 5 years ago
- Programmatically generated PCB libraries facilitating robust electronic product design.☆17Dec 15, 2025Updated 2 months ago
- MNSIM version 1.1. We have uploaded a high-level modeling tool and please use this version: https://github.com/Zhu-Zhenhua/MNSIM_Python☆12Dec 12, 2019Updated 6 years ago
- Scripts to build and use docker images including GHDL☆43Nov 20, 2024Updated last year
- Small SERV-based SoC primarily for OpenMPW tapeout☆49Dec 18, 2025Updated last month
- An experiment for building gateware for the axiom micro / beta using amaranth-hdl☆45May 25, 2025Updated 8 months ago
- Network Tap based on the ZedBoard and Ethernet FMC☆15Nov 21, 2024Updated last year
- High performance fulltext search engine☆12Oct 7, 2024Updated last year
- ☆11Jul 1, 2025Updated 7 months ago
- Small footprint and configurable JESD204B core☆52Jan 16, 2026Updated last month
- Source code & scripts for experimental characterization and demonstration of 1) simultaneous many-row activation, 2) up to nine-input maj…☆11May 17, 2024Updated last year
- ☆18Updated this week
- An example Hardware Processing Engine☆12Feb 4, 2023Updated 3 years ago
- A template-based, layer-oriented High Level Synthesis Tool for AI algorithms☆13Dec 15, 2025Updated 2 months ago
- Open source digital FPGA based theremin project☆11Jul 13, 2021Updated 4 years ago
- Rust proof-of-concept for GPU waveform rendering☆13Jul 22, 2020Updated 5 years ago
- ☆13Dec 10, 2022Updated 3 years ago
- Benchmark framework of compute-in-memory based accelerators for deep neural network (inference engine focused)☆10Jun 1, 2021Updated 4 years ago
- Remove steam DRM from linux binaries☆13May 10, 2019Updated 6 years ago
- Kernel Module that implements Paxos protocol☆11Oct 23, 2020Updated 5 years ago
- PyMTL3 wrapper of the Berkeley Hardfloat IP☆10Aug 9, 2023Updated 2 years ago