OpenAutomationTechnologies / VHDL_IP-CoresLinks
☆18Updated 5 years ago
Alternatives and similar repositories for VHDL_IP-Cores
Users that are interested in VHDL_IP-Cores are comparing it to the libraries listed below
Sorting:
- VHDL PCIe Transceiver☆31Updated 5 years ago
- Verilog IP Cores & Tests☆13Updated 7 years ago
- Automated Git mirror of Gaisler's GRLIB/Leon3 releases☆20Updated 3 months ago
- USB Full Speed PHY☆46Updated 5 years ago
- High level Data Link Layer Control (HDLC) Protocol (16 bit) implementation using VHDL hardware description language.☆29Updated 8 years ago
- JESD204B core for Migen/MiSoC☆35Updated 4 years ago
- experimentation with gnu make for Xilinx Vivado compilation. dependencies can be complicated.☆23Updated last year
- ADC configurator to 7-series Xilinx FPGA (has parameters: NCHAN, SERDES MODE, SDR/DDR, DATA WIDTH, DEPTH and so on)☆13Updated 7 years ago
- 🔌 Compact JTAG ("cJTAG") to 4-wire JTAG (IEEE 1149.1) bridge.☆25Updated 3 years ago
- VHDL Code for infrastructural blocks (designed for FPGA)☆15Updated 3 years ago
- Wishbone to AXI bridge (VHDL)☆42Updated 6 years ago
- Time to Digital Converter (TDC)☆35Updated 4 years ago
- A basic HyperRAM controller for Lattice iCE40 Ultraplus FPGAs☆63Updated 6 years ago
- Repository containing the DSP gateware cores☆13Updated 3 weeks ago
- Verilog Repository for GIT☆33Updated 4 years ago
- Connecting FPGA and MCU using Ethernet RMII☆23Updated 9 years ago
- Designing and implementing LZ4 decompression algorithm in hardware (FPGA) using Verilog hardware description language☆16Updated 6 years ago
- Ethernet MAC 10/100 Mbps☆28Updated 3 years ago
- Small footprint and configurable Inter-Chip communication cores☆65Updated last week
- mirror of https://git.elphel.com/Elphel/x393_sata☆33Updated 5 years ago
- USB capture IP☆22Updated 5 years ago
- An open-source VHDL library for FPGA design.☆32Updated 3 years ago
- VHDL Modules☆24Updated 10 years ago
- GUI editor for hardware description designs☆29Updated 2 years ago
- UART to AXI Stream interface written in VHDL☆17Updated 3 years ago
- LMAC Core1 - Ethernet 1G/100M/10M☆18Updated 2 years ago
- Altium PCB project for the Titan PCI Express development card. This card uses the Lattice ECP5 FPGA.☆19Updated 10 years ago
- An Verilog implementation of 7-to-1 LVDS Serializer. Which can be used for comunicating FPGAs with LVDS TFT Screens.☆50Updated 11 years ago
- general-cores☆21Updated 3 months ago
- Contains VHDL IP-blocks to create stand-alone RapidIO-endpoints, RapidIO-switches and RapidIO-switches with local endpoints.☆32Updated 8 years ago