OpenAutomationTechnologies / VHDL_IP-CoresLinks
☆17Updated 4 years ago
Alternatives and similar repositories for VHDL_IP-Cores
Users that are interested in VHDL_IP-Cores are comparing it to the libraries listed below
Sorting:
- VHDL PCIe Transceiver☆29Updated 5 years ago
- Automated Git mirror of Gaisler's GRLIB/Leon3 releases☆18Updated last month
- Connecting FPGA and MCU using Ethernet RMII☆23Updated 9 years ago
- USB capture IP☆21Updated 5 years ago
- USB Full Speed PHY☆45Updated 5 years ago
- Xilinx 7-series FTDI-FPGA interface through JTAG with 125 us roundtrip latency☆18Updated 6 years ago
- High level Data Link Layer Control (HDLC) Protocol (16 bit) implementation using VHDL hardware description language.☆29Updated 8 years ago
- an sata controller using smallest resource.☆16Updated 11 years ago
- 🔌 Compact JTAG ("cJTAG") to 4-wire JTAG (IEEE 1149.1) bridge.☆24Updated 3 years ago
- "Marble-Mini" Simple FMC carrier board with SFP, 2x FMC, PoE☆19Updated 3 years ago
- Wishbone controlled I2C controllers☆51Updated 8 months ago
- This repo is for Efinix Xyloni development board users. It has projects and software to get you started working with the board.☆42Updated 2 years ago
- Extensible FPGA control platform☆62Updated 2 years ago
- A basic HyperRAM controller for Lattice iCE40 Ultraplus FPGAs☆60Updated 6 years ago
- development interface mil-std-1553b for system on chip☆22Updated 7 years ago
- Verilog IP Cores & Tests☆13Updated 7 years ago
- JESD204B core for Migen/MiSoC☆36Updated 4 years ago
- ULPI Link Wrapper (USB Phy Interface)☆28Updated 5 years ago
- Small footprint and configurable Inter-Chip communication cores☆60Updated last month
- experimentation with gnu make for Xilinx Vivado compilation. dependencies can be complicated.☆23Updated last year
- Ethernet MAC 10/100 Mbps☆27Updated 3 years ago
- ADC configurator to 7-series Xilinx FPGA (has parameters: NCHAN, SERDES MODE, SDR/DDR, DATA WIDTH, DEPTH and so on)☆12Updated 6 years ago
- VHDL Modules☆24Updated 10 years ago
- Time to Digital Converter (TDC)☆31Updated 4 years ago
- turbo 8051☆29Updated 7 years ago
- mirror of https://git.elphel.com/Elphel/x393_sata☆34Updated 5 years ago
- Contains VHDL IP-blocks to create stand-alone RapidIO-endpoints, RapidIO-switches and RapidIO-switches with local endpoints.☆33Updated 8 years ago
- UART to AXI Stream interface written in VHDL☆16Updated 2 years ago
- JESD204b modules in VHDL☆30Updated 6 years ago
- Wishbone to AXI bridge (VHDL)☆42Updated 5 years ago