apertus-open-source-cinema / napsLinks
An experiment for building gateware for the axiom micro / beta using amaranth-hdl
☆42Updated last week
Alternatives and similar repositories for naps
Users that are interested in naps are comparing it to the libraries listed below
Sorting:
- I want to learn [n]Migen.☆41Updated 5 years ago
- A configurable USB 2.0 device core☆31Updated 4 years ago
- assorted library of utility cores for amaranth HDL☆90Updated 8 months ago
- ☆44Updated 2 months ago
- a noodly Amaranth HDL-wrapper for FPGA SerDes' presenting a PIPE PHY interface☆32Updated 3 years ago
- Industry standard I/O for Amaranth HDL☆28Updated 7 months ago
- 妖刀夢渡☆59Updated 6 years ago
- Board and connector definition files for nMigen☆30Updated 4 years ago
- Portable Verilog RTL interface to S27KL0641DABHI020 64Mbit HyperRAM IC☆88Updated 6 years ago
- Drop In USB CDC ACM core for iCE40 FPGA☆34Updated 3 years ago
- Programmer for the Lattice ECP5 series, making use of FTDI based adaptors☆89Updated 6 months ago
- ☆22Updated 3 years ago
- This repository contains iCEBreaker examples for Amaranth HDL.☆38Updated last year
- Use ECP5 JTAG port to interact with user design☆28Updated 3 years ago
- Yet Another Debug Transport☆21Updated 3 years ago
- Miscellaneous ULX3S examples (advanced)☆77Updated last week
- My pergola FPGA projects☆30Updated 3 years ago
- Experiments with Yosys cxxrtl backend☆49Updated 4 months ago
- User-friendly explanation of Yosys options☆113Updated 3 years ago
- Low-cost ECP5 FPGA development board☆77Updated 4 years ago
- ECP5 FPGA in an "S7 Mini" form factor☆80Updated 3 years ago
- iCE40 floorplan viewer☆24Updated 6 years ago
- USB Full-Speed core written in migen/LiteX☆42Updated 6 years ago
- LiteX project for the ButterStick bootloader☆14Updated 2 years ago
- Nitro USB FPGA core☆84Updated last year
- FPGA IP cores for the Antikernel OS, intended to be included as a submodule in SoC integrations☆64Updated this week
- Mirror of https://codeberg.org/ECP5-PCIe/ECP5-PCIe☆97Updated 2 years ago
- Change part number or package in a Xilinx 7-series FPGA bitstream☆39Updated 5 years ago
- ☆67Updated 2 years ago
- Tool to parse yosys and nextpnr logfiles to then plot LUT, flip-flop and maximum frequency stats as your project progresses.☆21Updated last year