apertus-open-source-cinema / naps
An experiment for building gateware for the axiom micro / beta using amaranth-hdl
☆40Updated this week
Alternatives and similar repositories for naps:
Users that are interested in naps are comparing it to the libraries listed below
- assorted library of utility cores for amaranth HDL☆87Updated 7 months ago
- This repository contains iCEBreaker examples for Amaranth HDL.☆38Updated last year
- I want to learn [n]Migen.☆40Updated 5 years ago
- A configurable USB 2.0 device core☆31Updated 4 years ago
- Miscellaneous ULX3S examples (advanced)☆77Updated 2 months ago
- RISC-V Processor written in Amaranth HDL☆37Updated 3 years ago
- User-friendly explanation of Yosys options☆112Updated 3 years ago
- Portable Verilog RTL interface to S27KL0641DABHI020 64Mbit HyperRAM IC☆86Updated 6 years ago
- Yet Another Debug Transport☆21Updated 3 years ago
- Using the TinyFPGA BX USB code in user designs☆49Updated 6 years ago
- ☆44Updated last month
- Drop In USB CDC ACM core for iCE40 FPGA☆34Updated 3 years ago
- Industry standard I/O for Amaranth HDL☆28Updated 6 months ago
- 妖刀夢渡☆59Updated 6 years ago
- Board and connector definition files for nMigen☆30Updated 4 years ago
- Nitro USB FPGA core☆84Updated last year
- Tiny tips for Colorlight i5 FPGA board☆57Updated 4 years ago
- My pergola FPGA projects☆30Updated 3 years ago
- ☆41Updated 5 years ago
- USB DFU bootloader gateware / firmware for FPGAs☆65Updated 7 months ago
- Mirror of https://codeberg.org/ECP5-PCIe/ECP5-PCIe☆96Updated last year
- PicoRV☆44Updated 5 years ago
- Example litex Risc-V SOC and some example code projects in multiple languages.☆67Updated last year
- PMOD boards for ULX3S☆43Updated last year
- Programmer for the Lattice ECP5 series, making use of FTDI based adaptors☆89Updated 6 months ago
- a noodly Amaranth HDL-wrapper for FPGA SerDes' presenting a PIPE PHY interface☆32Updated 3 years ago
- Reusable Verilog 2005 components for FPGA designs☆42Updated 2 months ago
- Tool to parse yosys and nextpnr logfiles to then plot LUT, flip-flop and maximum frequency stats as your project progresses.☆20Updated last year
- Use ECP5 JTAG port to interact with user design☆26Updated 3 years ago
- IceCore Ice40 HX based modular core☆46Updated 4 years ago