apertus-open-source-cinema / napsLinks
An experiment for building gateware for the axiom micro / beta using amaranth-hdl
☆45Updated 4 months ago
Alternatives and similar repositories for naps
Users that are interested in naps are comparing it to the libraries listed below
Sorting:
- assorted library of utility cores for amaranth HDL☆96Updated last year
- Mirror of https://codeberg.org/ECP5-PCIe/ECP5-PCIe☆100Updated 2 years ago
- I want to learn [n]Migen.☆42Updated 5 years ago
- ☆44Updated 6 months ago
- Ultimate ECP5 development board☆113Updated 6 years ago
- A configurable USB 2.0 device core☆31Updated 5 years ago
- My pergola FPGA projects☆30Updated 4 years ago
- a noodly Amaranth HDL-wrapper for FPGA SerDes' presenting a PIPE PHY interface☆31Updated 3 years ago
- Programmer for the Lattice ECP5 series, making use of FTDI based adaptors☆92Updated 10 months ago
- Miscellaneous ULX3S examples (advanced)☆79Updated 3 months ago
- Nitro USB FPGA core☆87Updated last year
- Tiny tips for Colorlight i5 FPGA board☆57Updated 4 years ago
- Low-cost ECP5 FPGA development board☆79Updated 5 years ago
- IceCore Ice40 HX based modular core☆46Updated 4 years ago
- User-friendly explanation of Yosys options☆113Updated 4 years ago
- Board and connector definition files for nMigen☆30Updated 5 years ago
- Yet Another Debug Transport☆22Updated 3 years ago
- 妖刀夢渡☆60Updated 6 years ago
- Using the TinyFPGA BX USB code in user designs☆51Updated 6 years ago
- Portable Verilog RTL interface to S27KL0641DABHI020 64Mbit HyperRAM IC☆91Updated 7 years ago
- ECP5 FPGA in an "S7 Mini" form factor☆84Updated 4 years ago
- FPGA USB stack written in LiteX☆129Updated 3 years ago
- USB DFU bootloader gateware / firmware for FPGAs☆68Updated 11 months ago
- RISC-V Processor written in Amaranth HDL☆39Updated 3 years ago
- ICE40 8K FPGA / STM32F4 development system☆61Updated 7 years ago
- ☆69Updated 2 years ago
- System on Chip toolkit for Amaranth HDL☆92Updated 11 months ago
- This repository contains iCEBreaker examples for Amaranth HDL.☆39Updated last year
- Experiments with Yosys cxxrtl backend☆50Updated 8 months ago
- Documenting the Anlogic FPGA bit-stream format.☆88Updated 2 years ago