apertus-open-source-cinema / napsLinks
An experiment for building gateware for the axiom micro / beta using amaranth-hdl
☆45Updated 8 months ago
Alternatives and similar repositories for naps
Users that are interested in naps are comparing it to the libraries listed below
Sorting:
- I want to learn [n]Migen.☆44Updated 6 years ago
- ☆44Updated 10 months ago
- assorted library of utility cores for amaranth HDL☆100Updated last year
- USB Full-Speed core written in migen/LiteX☆12Updated 6 years ago
- User-friendly explanation of Yosys options☆113Updated 4 years ago
- A configurable USB 2.0 device core☆32Updated 5 years ago
- 妖刀夢渡☆63Updated 6 years ago
- ☆70Updated 2 years ago
- Miscellaneous ULX3S examples (advanced)☆82Updated 7 months ago
- Programmer for the Lattice ECP5 series, making use of FTDI based adaptors☆91Updated last year
- Ultimate ECP5 development board☆115Updated 6 years ago
- My pergola FPGA projects☆30Updated 4 years ago
- Portable Verilog RTL interface to S27KL0641DABHI020 64Mbit HyperRAM IC☆93Updated 7 years ago
- Nitro USB FPGA core☆86Updated last year
- Mirror of https://codeberg.org/ECP5-PCIe/ECP5-PCIe☆102Updated 2 years ago
- RISC-V Processor written in Amaranth HDL☆39Updated 4 years ago
- Tiny tips for Colorlight i5 FPGA board☆63Updated 4 years ago
- Board and connector definition files for nMigen☆30Updated 5 years ago
- Low-cost ECP5 FPGA development board☆80Updated 5 years ago
- Yet Another Debug Transport☆23Updated last month
- ICE40 8K FPGA / STM32F4 development system☆62Updated 8 years ago
- USB DFU bootloader gateware / firmware for FPGAs☆69Updated last year
- This repository contains iCEBreaker examples for Amaranth HDL.☆39Updated 2 years ago
- DDR3 controller for nMigen (WIP)☆14Updated 2 years ago
- IceCore Ice40 HX based modular core☆47Updated 5 years ago
- FPGA USB stack written in LiteX☆132Updated 3 years ago
- cocotb extension for nMigen☆17Updated 3 years ago
- Experiments with Yosys cxxrtl backend☆50Updated last year
- System on Chip toolkit for Amaranth HDL☆98Updated last year
- a noodly Amaranth HDL-wrapper for FPGA SerDes' presenting a PIPE PHY interface☆31Updated 4 years ago