apertus-open-source-cinema / napsLinks
An experiment for building gateware for the axiom micro / beta using amaranth-hdl
☆44Updated 2 months ago
Alternatives and similar repositories for naps
Users that are interested in naps are comparing it to the libraries listed below
Sorting:
- assorted library of utility cores for amaranth HDL☆95Updated 11 months ago
- A configurable USB 2.0 device core☆31Updated 5 years ago
- My pergola FPGA projects☆30Updated 4 years ago
- I want to learn [n]Migen.☆42Updated 5 years ago
- Mirror of https://codeberg.org/ECP5-PCIe/ECP5-PCIe☆98Updated 2 years ago
- ☆44Updated 5 months ago
- Miscellaneous ULX3S examples (advanced)☆78Updated last month
- KiCad Library to make it easy to create both host boards and expansion boards and which are compatible with the Digilent "PMOD" specifica…☆40Updated 4 years ago
- USB DFU bootloader gateware / firmware for FPGAs☆68Updated 10 months ago
- User-friendly explanation of Yosys options☆113Updated 3 years ago
- 妖刀夢渡☆59Updated 6 years ago
- Programmer for the Lattice ECP5 series, making use of FTDI based adaptors☆91Updated 9 months ago
- RISC-V Processor written in Amaranth HDL☆39Updated 3 years ago
- Portable Verilog RTL interface to S27KL0641DABHI020 64Mbit HyperRAM IC☆91Updated 7 years ago
- Ultimate ECP5 development board☆111Updated 6 years ago
- Example litex Risc-V SOC and some example code projects in multiple languages.☆69Updated 2 years ago
- Use ECP5 JTAG port to interact with user design☆31Updated 4 years ago
- a noodly Amaranth HDL-wrapper for FPGA SerDes' presenting a PIPE PHY interface☆31Updated 3 years ago
- Tiny tips for Colorlight i5 FPGA board☆57Updated 4 years ago
- Yet Another Debug Transport☆22Updated 3 years ago
- FPGA Odysseus with ULX3S☆67Updated last year
- Low-cost ECP5 FPGA development board☆77Updated 4 years ago
- Nitro USB FPGA core☆87Updated last year
- The ILA allows you to perform in-system debugging of your designs on the GateMate FPGA at runtime. All signals of your design inside the …☆52Updated 2 months ago
- Documenting the Anlogic FPGA bit-stream format.☆88Updated 2 years ago
- ☆69Updated 2 years ago
- DVI video out example for prjtrellis☆16Updated 6 years ago
- ☆64Updated 5 years ago
- Drop In USB CDC ACM core for iCE40 FPGA☆34Updated 3 years ago
- IceCore Ice40 HX based modular core☆46Updated 4 years ago