Utilities for working with a Wishbone bus in an embedded device
☆47Aug 29, 2025Updated 6 months ago
Alternatives and similar repositories for wishbone-utils
Users that are interested in wishbone-utils are comparing it to the libraries listed below
Sorting:
- Wishbone bridge over SPI☆11Nov 13, 2019Updated 6 years ago
- This repository contains iCEBreaker examples for Amaranth HDL.☆39Oct 31, 2023Updated 2 years ago
- Example litex Risc-V SOC and some example code projects in multiple languages.☆71May 11, 2023Updated 2 years ago
- Documenting the Anlogic FPGA bit-stream format.☆88Dec 25, 2022Updated 3 years ago
- Industry standard I/O for nMigen☆12Apr 23, 2020Updated 5 years ago
- lightweight open HLS for FPGA rapid prototyping☆20Mar 22, 2018Updated 7 years ago
- I want to learn [n]Migen.☆44Jan 26, 2020Updated 6 years ago
- Next-Generation FPGA Place-and-Route☆10Aug 1, 2018Updated 7 years ago
- Minimal RISC-V RV32I CPU design as described in a companion blog post.☆13Jun 14, 2020Updated 5 years ago
- Small footprint and configurable HyperBus core☆14Jul 6, 2022Updated 3 years ago
- 32-bit RISC-V system on chip for iCE40 FPGAs☆313May 25, 2023Updated 2 years ago
- Low-cost ECP5 FPGA development board☆80Sep 1, 2020Updated 5 years ago
- USB Full-Speed core written in migen/LiteX☆12Sep 19, 2019Updated 6 years ago
- Logicbone ECP5 Development Board☆123Jun 27, 2020Updated 5 years ago
- ice40 UltraPlus demos☆16Oct 4, 2019Updated 6 years ago
- ☆44Mar 12, 2025Updated 11 months ago
- Board definitions for Amaranth HDL☆124Updated this week
- An environment for building LiteX based FPGA designs. Makes it easy to get everything you need!☆220May 21, 2022Updated 3 years ago
- Project aimed at implementing floating point operators using the DSP48E1 slice.☆30Mar 29, 2013Updated 12 years ago
- Some assorted examples of nmigen designs☆19Nov 5, 2023Updated 2 years ago
- The binaries for SaxonSoc Linux and other configurations☆17Mar 23, 2023Updated 2 years ago
- Use amaranth-to-litex to simply import Amaranth code into a Litex project.☆15Apr 22, 2024Updated last year
- Simplified environment for litex☆14Oct 5, 2020Updated 5 years ago
- Experimental Lattice ECP5-driven Data Center Security Communication Module☆20Jul 22, 2024Updated last year
- Take control of your Colorlight FPGA board with LiteX/LiteEth :)☆112Aug 30, 2023Updated 2 years ago
- SoC based on VexRiscv and ICE40 UP5K☆161Mar 16, 2025Updated 11 months ago
- Small footprint and configurable Ethernet core☆276Feb 11, 2026Updated 3 weeks ago
- A configurable USB 2.0 device core☆32Jun 12, 2020Updated 5 years ago
- cocotb extension for nMigen☆17Feb 26, 2022Updated 4 years ago
- LiteX boards files☆465Updated this week
- System on Chip toolkit for Amaranth HDL☆100Feb 24, 2026Updated last week
- Test of a RP2040 PMOD attached to a LiteX SoC.☆28May 16, 2023Updated 2 years ago
- Programs for the FOMU, DE10NANO and ULX3S FPGA boards, written in Silice https://github.com/sylefeb/Silice☆37Jul 2, 2023Updated 2 years ago
- Small footprint and configurable SPI core☆46Feb 11, 2026Updated 3 weeks ago
- GROM-8 CPU☆20Dec 17, 2017Updated 8 years ago
- 2-layer and 4-layer FPGA development board with ZYNQ 7010/7020 400-pin BGA.☆20Jan 6, 2026Updated 2 months ago
- Graded exercises for nMigen (WIP)☆55Dec 25, 2020Updated 5 years ago
- Smol 2-stage RISC-V processor in nMigen☆26May 6, 2021Updated 4 years ago
- Minimig project example for FleaFPGA Ohm Experimenter Board☆27May 17, 2022Updated 3 years ago