litex-hub / wishbone-utils
Utilities for working with a Wishbone bus in an embedded device
☆41Updated 9 months ago
Related projects ⓘ
Alternatives and complementary repositories for wishbone-utils
- Small footprint and configurable SPI core☆39Updated this week
- Tiny tips for Colorlight i5 FPGA board☆55Updated 3 years ago
- ☆43Updated 7 months ago
- Portable Verilog RTL interface to S27KL0641DABHI020 64Mbit HyperRAM IC☆82Updated 6 years ago
- This repository contains iCEBreaker examples for Amaranth HDL.☆36Updated last year
- ☆40Updated 4 years ago
- A configurable USB 2.0 device core☆30Updated 4 years ago
- Using VexRiscv without installing Scala☆36Updated 3 years ago
- A reconfigurable logic circuit made of identical rotatable tiles.☆19Updated 2 years ago
- Small footprint and configurable Inter-Chip communication cores☆54Updated last month
- Example litex Risc-V SOC and some example code projects in multiple languages.☆66Updated last year
- Miscellaneous ULX3S examples (advanced)☆74Updated last year
- Simplified environment for litex☆13Updated 4 years ago
- ☆22Updated 2 years ago
- A basic HyperRAM controller for Lattice iCE40 Ultraplus FPGAs☆58Updated 5 years ago
- This repo is for Efinix Xyloni development board users. It has projects and software to get you started working with the board.☆40Updated last year
- The ILA allows you to perform in-system debugging of your designs on the GateMate FPGA at runtime. All signals of your design inside the …☆47Updated this week
- RISC-V Processor written in Amaranth HDL☆31Updated 2 years ago
- ice40 USB Analyzer☆57Updated 4 years ago
- I want to learn [n]Migen.☆39Updated 4 years ago
- Siglent SDS1x0xX-E FPGA bitstreams☆40Updated last year
- Documenting the Anlogic FPGA bit-stream format.☆84Updated last year
- Device description files (architecture, timing, configuration bitstream, and general documentation) for EOS S3 MCU+eFPGA SoC☆25Updated 3 years ago
- verilog core for ws2812 leds☆31Updated 3 years ago
- Mirror of https://codeberg.org/ECP5-PCIe/ECP5-PCIe☆92Updated last year
- Ethernet PHY PMOD (Microchip LAN8720A PHY)☆38Updated 2 years ago
- FPGA IP cores for the Antikernel OS, intended to be included as a submodule in SoC integrations☆60Updated 2 weeks ago
- User-friendly explanation of Yosys options☆111Updated 3 years ago
- Documenting the Lattice ECP5 bit-stream format.☆50Updated last year
- Gateware / Firmware / BuildRoot to run linux on iCE40 / iCEBreaker☆93Updated last year