litex-hub / wishbone-utilsLinks
Utilities for working with a Wishbone bus in an embedded device
☆45Updated 3 weeks ago
Alternatives and similar repositories for wishbone-utils
Users that are interested in wishbone-utils are comparing it to the libraries listed below
Sorting:
- ☆44Updated 6 months ago
- Example litex Risc-V SOC and some example code projects in multiple languages.☆69Updated 2 years ago
- Small footprint and configurable SPI core☆43Updated this week
- A configurable USB 2.0 device core☆31Updated 5 years ago
- Small footprint and configurable Inter-Chip communication cores☆60Updated 2 months ago
- Low-cost ECP5 FPGA development board☆79Updated 5 years ago
- Programmer for the Lattice ECP5 series, making use of FTDI based adaptors☆91Updated 10 months ago
- Tiny tips for Colorlight i5 FPGA board☆57Updated 4 years ago
- Tools and Examples for IcoBoard☆81Updated 4 years ago
- Documenting the Anlogic FPGA bit-stream format.☆88Updated 2 years ago
- I want to learn [n]Migen.☆42Updated 5 years ago
- This repository contains iCEBreaker examples for Amaranth HDL.☆39Updated last year
- Portable Verilog RTL interface to S27KL0641DABHI020 64Mbit HyperRAM IC☆91Updated 7 years ago
- RISC-V Processor written in Amaranth HDL☆39Updated 3 years ago
- Ultimate ECP5 development board☆111Updated 6 years ago
- Simplified environment for litex☆14Updated 4 years ago
- FPGA USB stack written in LiteX☆129Updated 3 years ago
- CRUVI Standard Specifications☆19Updated last year
- ice40 USB Analyzer☆58Updated 5 years ago
- USB Full-Speed core written in migen/LiteX☆17Updated 6 years ago
- Nitro USB FPGA core☆87Updated last year
- FPGA IP cores for the Antikernel OS, intended to be included as a submodule in SoC integrations☆67Updated last week
- micropython ESP32 programmer/flasher for ECP5 JTAG☆71Updated last week
- An experiment for building gateware for the axiom micro / beta using amaranth-hdl☆45Updated 3 months ago
- List of all links you can try with ULX3S☆103Updated 3 years ago
- a noodly Amaranth HDL-wrapper for FPGA SerDes' presenting a PIPE PHY interface☆31Updated 3 years ago
- My pergola FPGA projects☆30Updated 4 years ago
- Miscellaneous ULX3S examples (advanced)☆78Updated 2 months ago
- A basic HyperRAM controller for Lattice iCE40 Ultraplus FPGAs☆62Updated 6 years ago
- FPGA Odysseus with ULX3S☆67Updated last year