litex-hub / wishbone-utilsLinks
Utilities for working with a Wishbone bus in an embedded device
☆47Updated 5 months ago
Alternatives and similar repositories for wishbone-utils
Users that are interested in wishbone-utils are comparing it to the libraries listed below
Sorting:
- ☆44Updated 11 months ago
- Example litex Risc-V SOC and some example code projects in multiple languages.☆71Updated 2 years ago
- Small footprint and configurable SPI core☆46Updated 3 weeks ago
- Low-cost ECP5 FPGA development board☆80Updated 5 years ago
- Tiny tips for Colorlight i5 FPGA board☆65Updated 4 years ago
- I want to learn [n]Migen.☆44Updated 6 years ago
- Programmer for the Lattice ECP5 series, making use of FTDI based adaptors☆91Updated last year
- verilog core for ws2812 leds☆35Updated 4 years ago
- USB Full-Speed core written in migen/LiteX☆17Updated 6 years ago
- A configurable USB 2.0 device core☆32Updated 5 years ago
- Small footprint and configurable Inter-Chip communication cores☆66Updated last week
- This repository contains iCEBreaker examples for Amaranth HDL.☆39Updated 2 years ago
- USB Full-Speed core written in migen/LiteX☆12Updated 6 years ago
- Documenting the Anlogic FPGA bit-stream format.☆88Updated 3 years ago
- Simplified environment for litex☆14Updated 5 years ago
- A basic HyperRAM controller for Lattice iCE40 Ultraplus FPGAs☆63Updated 7 years ago
- Nitro USB FPGA core☆86Updated last year
- snap package for nextpnr PnR FPGA toolchain for Xilinx 7 series FPGAs, with Spartan7, Artix7, Zynq7 and Kintex7 support☆29Updated last year
- My pergola FPGA projects☆30Updated 4 years ago
- ice40 USB Analyzer☆57Updated 5 years ago
- An experiment for building gateware for the axiom micro / beta using amaranth-hdl☆45Updated 8 months ago
- micropython ESP32 programmer/flasher for ECP5 JTAG☆74Updated 4 months ago
- Convenience script to install the nextpnr-xilinx toolchain for Kintex7, Artix7, Spartan7 and Zynq7☆92Updated 7 months ago
- CRUVI Standard Specifications☆20Updated last year
- Tools and Examples for IcoBoard☆80Updated 4 years ago
- RISC-V Processor written in Amaranth HDL☆39Updated 4 years ago
- Portable Verilog RTL interface to S27KL0641DABHI020 64Mbit HyperRAM IC☆92Updated 7 years ago
- a noodly Amaranth HDL-wrapper for FPGA SerDes' presenting a PIPE PHY interface☆31Updated 4 years ago
- Using VexRiscv without installing Scala☆39Updated 4 years ago
- The ILA allows you to perform in-system debugging of your designs on the GateMate FPGA at runtime. All signals of your design inside the …☆59Updated 2 months ago