SatCat5 is a mixed-media Ethernet switch that lets a variety of devices communicate on the same network.
☆514Aug 13, 2026Updated 2 months ago
Alternatives and similar repositories for satcat5
Users that are interested in satcat5 are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Virtual development board for HDL design☆44Mar 31, 2023Updated 3 years ago
- VHDLproc is a VHDL preprocessor☆25May 12, 2022Updated 4 years ago
- Generate symbols from HDL components/modules☆23Feb 6, 2023Updated 3 years ago
- Examples of using PSL for functional and formal verification of VHDL with GHDL (and SymbiYosys)☆70Feb 16, 2026Updated 8 months ago
- Small footprint and configurable Ethernet core☆309Updated this week
- Proton VPN Special Offer - Get 70% off • AdSpecial partner offer. Trusted by over 100 million users worldwide. Tested, Approved and Recommended by Experts.
- A translation of the Xilinx XPM library to VHDL for simulation purposes☆71Jul 29, 2026Updated 3 months ago
- A modern hardware definition language and toolchain based on Python☆2,119Sep 18, 2026Updated last month
- Build your hardware, easily!☆4,183Updated this week
- An attempt to recreate the RP2040 PIO in an FPGA☆322Jun 6, 2024Updated 2 years ago
- LiteX based White Rabbit PCIe NIC developped for Warsaw University of Technology.☆27Oct 8, 2026Updated 3 weeks ago
- Open source FPGA-based NIC and platform for in-network compute☆2,506Jul 5, 2024Updated 2 years ago
- Proposal to define an XML-based logging format for outputs from EDA tools and logging libraries.☆14Updated this week
- WIP 100BASE-TX PHY☆78Dec 3, 2024Updated last year
- Documenting Lattice's 28nm FPGA parts☆155Jul 19, 2026Updated 3 months ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- A huge VHDL library for FPGA and digital ASIC development☆481Updated this week
- fcapz: Open-source, vendor-agnostic full-featured FPGA debug cores. Embedded Logic analyzer, Embedded I/O and Embedded JTAG-AXI☆136Updated this week
- Silice is an easy-to-learn, powerful hardware description language, that simplifies designing hardware algorithms with parallelism and pi…☆1,431Sep 10, 2026Updated last month
- An abstract language model of VHDL written in Python.☆66Updated this week
- cryptography ip-cores in vhdl / verilog☆43Feb 20, 2021Updated 5 years ago
- Constraint files for Hardware Description Language (HDL) designs targeting FPGA boards☆49Feb 12, 2026Updated 8 months ago
- USB2 core for LiteX☆12Sep 30, 2026Updated last month
- Project in course “FPGA Design for Communication Systems”☆16Dec 30, 2023Updated 2 years ago
- JavaScript action for users to easily install tip/nightly GHDL assets in GitHub Actions workflows☆16Jan 12, 2025Updated last year
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- Verilog Ethernet components for FPGA implementation☆3,143Feb 27, 2025Updated last year
- VHDL related news.☆27Updated this week
- Start here. Includes all other OSVVM libraries as submodules: Utility, Common, Verification Component, and Script.☆88Oct 21, 2026Updated last week
- VHDL compiler and simulator☆900Updated this week
- [MIGRATED to https://codeberg.org/prjunnamed/prjcombine/] An FPGA reverse engineering and documentation project☆66Mar 12, 2026Updated 7 months ago
- 🖥️ A small, customizable and extensible MCU-class 32-bit RISC-V soft-core CPU and microcontroller-like SoC written in platform-independe…☆2,302Updated this week
- Library with VHDL cores implementing Advanced Microcontroller Bus Architecture 5 (AMBA5) specifications such as APB, AHB, AXI, and AXI-St…☆18Oct 4, 2026Updated 3 weeks ago
- Minimax: a Compressed-First, Microcoded RISC-V CPU☆231Feb 19, 2026Updated 8 months ago
- This is an example of how TerosHDL can generate your documentation project from the command line. So you can integrate it in your CI work…☆10Jan 13, 2022Updated 4 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- User-friendly explanation of Yosys options☆114Sep 25, 2021Updated 5 years ago
- Universal utility for programming FPGA☆1,781Updated this week
- Verilog Ethernet Switch (layer 2)☆60Oct 18, 2023Updated 3 years ago
- PypelineC: A hardware description language (HDL) adding high level synthesis(HLS)-like automatic pipelining as a language construct/compi…☆755Updated this week
- Package manager and build abstraction tool for FPGA/ASIC development☆1,478Oct 23, 2026Updated last week
- PSOC SoC code with peripherals and synthesis scripts for FPGA/ASIC☆12Oct 8, 2025Updated last year
- This repo is for Efinix Xyloni development board users. It has projects and software to get you started working with the board.☆49Jan 16, 2023Updated 3 years ago