the-aerospace-corporation / satcat5Links
SatCat5 is a mixed-media Ethernet switch that lets a variety of devices communicate on the same network.
☆466Updated 2 months ago
Alternatives and similar repositories for satcat5
Users that are interested in satcat5 are comparing it to the libraries listed below
Sorting:
- A configurable RTL to bitstream FPGA toolchain☆44Updated last week
- UPduino 3.0: new 4 layer layout, various other improvements☆343Updated 8 months ago
- List of FPGA Lattice boards using open tools☆332Updated 3 months ago
- FPGA 101 lessons/labs☆392Updated last year
- An attempt to recreate the RP2040 PIO in an FPGA☆303Updated last year
- Small footprint and configurable Ethernet core☆261Updated last week
- A configurable and approachable tool for FPGA debugging and rapid prototyping.☆140Updated 6 months ago
- A modern and open-source cross-platform software for chips reverse engineering.☆268Updated 10 months ago
- RTL logic synthesis☆112Updated this week
- VHDL synthesis (based on ghdl)☆346Updated 4 months ago
- Bluetooth PHY based on one-bit input and output☆234Updated 4 years ago
- Minimax: a Compressed-First, Microcoded RISC-V CPU☆223Updated last year
- ECP5 breakout board in a feather physical format☆505Updated 11 months ago
- Documenting Lattice's 28nm FPGA parts☆145Updated last year
- Documenting the Lattice ECP5 bit-stream format.☆428Updated 3 weeks ago
- 🎲 A Tiny and Platform-Independent True Random Number Generator for any FPGA (and ASIC).☆201Updated 3 weeks ago
- A tutorial for using nmigen☆311Updated 4 years ago
- Public repository for Litefury & Nitefury☆300Updated last year
- WIP 100BASE-TX PHY☆76Updated 10 months ago
- How to set up Xilinx Vivado for source control☆107Updated last year
- Multi-platform nightly builds of open source FPGA tools☆299Updated 3 years ago
- LiteX boards files☆436Updated this week
- A refreshed Python toolbox for building complex digital hardware. See https://gitlab.com/nmigen/nmigen☆679Updated 3 years ago
- VRoom! RISC-V CPU☆511Updated last year
- A C-like hardware description language (HDL) adding high level synthesis(HLS)-like automatic pipelining as a language construct/compiler …☆678Updated this week
- bit field diagram renderer☆378Updated last year
- Public repository for PicoEVB (Xilinx Artix XC7A50T based)☆260Updated 3 years ago
- Small and low cost FPGA educational and development board☆625Updated 8 months ago
- PCB for ULX3S FPGA R&D board☆407Updated 5 months ago
- Book repository "Analysis and Design of Elementary MOS Amplifier Stages"☆363Updated last month