SatCat5 is a mixed-media Ethernet switch that lets a variety of devices communicate on the same network.
☆496Mar 20, 2026Updated 3 weeks ago
Alternatives and similar repositories for satcat5
Users that are interested in satcat5 are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Virtual development board for HDL design☆42Mar 31, 2023Updated 3 years ago
- VHDLproc is a VHDL preprocessor☆24May 12, 2022Updated 3 years ago
- Small footprint and configurable Ethernet core☆280Apr 3, 2026Updated 2 weeks ago
- Generate symbols from HDL components/modules☆22Feb 6, 2023Updated 3 years ago
- Examples of using PSL for functional and formal verification of VHDL with GHDL (and SymbiYosys)☆67Feb 16, 2026Updated 2 months ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- Proposal to define an XML-based logging format for outputs from EDA tools and logging libraries.☆14Feb 24, 2026Updated last month
- Documenting Lattice's 28nm FPGA parts☆149Feb 26, 2026Updated last month
- Build your hardware, easily!☆3,835Apr 8, 2026Updated last week
- WIP 100BASE-TX PHY☆77Dec 3, 2024Updated last year
- Open source FPGA-based NIC and platform for in-network compute☆2,261Jul 5, 2024Updated last year
- VHDL related news.☆27Updated this week
- Silice is an easy-to-learn, powerful hardware description language, that simplifies designing hardware algorithms with parallelism and pi…☆1,409Apr 9, 2026Updated last week
- Constraint files for Hardware Description Language (HDL) designs targeting FPGA boards☆48Feb 12, 2026Updated 2 months ago
- A modern hardware definition language and toolchain based on Python☆1,987Apr 10, 2026Updated last week
- GPUs on demand by Runpod - Special Offer Available • AdRun AI, ML, and HPC workloads on powerful cloud GPUs—without limits or wasted spend. Deploy GPUs in under a minute and pay by the second.
- A huge VHDL library for FPGA and digital ASIC development☆454Apr 12, 2026Updated last week
- This is an example of how TerosHDL can generate your documentation project from the command line. So you can integrate it in your CI work…☆10Jan 13, 2022Updated 4 years ago
- Verilog Ethernet components for FPGA implementation☆2,935Feb 27, 2025Updated last year
- An attempt to recreate the RP2040 PIO in an FPGA☆315Jun 6, 2024Updated last year
- ☆17Apr 7, 2022Updated 4 years ago
- Artix7 SOM☆19Sep 9, 2024Updated last year
- Tests to evaluate the support of VHDL 2008 and VHDL 2019 features☆32Jan 30, 2025Updated last year
- 🖥️ A small, customizable and extensible MCU-class 32-bit RISC-V soft-core CPU and microcontroller-like SoC written in platform-independe…☆2,038Apr 13, 2026Updated last week
- An abstract language model of VHDL written in Python.☆64Updated this week
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- A C-like hardware description language (HDL) adding high level synthesis(HLS)-like automatic pipelining as a language construct/compiler …☆716Updated this week
- JavaScript action for users to easily install tip/nightly GHDL assets in GitHub Actions workflows☆16Jan 12, 2025Updated last year
- 3-stage RV32IMACZb* processor with debug☆1,038Updated this week
- Line rate Ethernet interface for RP2XXX.☆127Mar 24, 2025Updated last year
- GitHub-based statistics highlighting interesting facts about the HDL industry☆12Jul 6, 2023Updated 2 years ago
- Interfacing VHDL and foreign languages with VUnit☆15Feb 20, 2020Updated 6 years ago
- Documentation with code examples about interfacing VHDL with foreign languages and tools through GHDL☆52Apr 12, 2026Updated last week
- SERV - The SErial RISC-V CPU☆1,785Feb 19, 2026Updated 2 months ago
- Library of reusable VHDL components☆28Mar 7, 2024Updated 2 years ago
- Serverless GPU API endpoints on Runpod - Bonus Credits • AdSkip the infrastructure headaches. Auto-scaling, pay-as-you-go, no-ops approach lets you focus on innovating your application.
- A configurable RTL to bitstream FPGA toolchain☆59Updated this week
- A tiny Open POWER ISA softcore written in VHDL 2008☆715Mar 12, 2026Updated last month
- [MIGRATED to https://codeberg.org/prjunnamed/prjcombine/] An FPGA reverse engineering and documentation project☆66Mar 12, 2026Updated last month
- Experiments with Cologne Chip's GateMate FPGA architecture☆18Nov 16, 2023Updated 2 years ago
- cryptography ip-cores in vhdl / verilog☆41Feb 20, 2021Updated 5 years ago
- Package manager and build abstraction tool for FPGA/ASIC development☆1,406Feb 13, 2026Updated 2 months ago
- User-friendly explanation of Yosys options☆113Sep 25, 2021Updated 4 years ago