SatCat5 is a mixed-media Ethernet switch that lets a variety of devices communicate on the same network.
☆493Oct 21, 2025Updated 4 months ago
Alternatives and similar repositories for satcat5
Users that are interested in satcat5 are comparing it to the libraries listed below
Sorting:
- Virtual development board for HDL design☆42Mar 31, 2023Updated 2 years ago
- Small footprint and configurable Ethernet core☆277Feb 11, 2026Updated 3 weeks ago
- Documenting Lattice's 28nm FPGA parts☆149Feb 26, 2026Updated last week
- Examples of using PSL for functional and formal verification of VHDL with GHDL (and SymbiYosys)☆66Feb 16, 2026Updated 3 weeks ago
- WIP 100BASE-TX PHY☆77Dec 3, 2024Updated last year
- Build your hardware, easily!☆3,747Mar 3, 2026Updated last week
- Silice is an easy-to-learn, powerful hardware description language, that simplifies designing hardware algorithms with parallelism and pi…☆1,398Jan 5, 2026Updated 2 months ago
- Generate symbols from HDL components/modules☆22Feb 6, 2023Updated 3 years ago
- VHDLproc is a VHDL preprocessor☆24May 12, 2022Updated 3 years ago
- A modern hardware definition language and toolchain based on Python☆1,914Feb 28, 2026Updated last week
- Open source FPGA-based NIC and platform for in-network compute☆2,222Jul 5, 2024Updated last year
- An attempt to recreate the RP2040 PIO in an FPGA☆312Jun 6, 2024Updated last year
- ☆17Apr 7, 2022Updated 3 years ago
- A configurable RTL to bitstream FPGA toolchain☆56Mar 2, 2026Updated last week
- Line rate Ethernet interface for RP2XXX.☆125Mar 24, 2025Updated 11 months ago
- Constraint files for Hardware Description Language (HDL) designs targeting FPGA boards☆47Feb 12, 2026Updated 3 weeks ago
- A C-like hardware description language (HDL) adding high level synthesis(HLS)-like automatic pipelining as a language construct/compiler …☆703Updated this week
- Tests to evaluate the support of VHDL 2008 and VHDL 2019 features☆32Jan 30, 2025Updated last year
- A tiny Open POWER ISA softcore written in VHDL 2008☆711Feb 4, 2026Updated last month
- Verilog Ethernet components for FPGA implementation☆2,875Feb 27, 2025Updated last year
- 3-stage RV32IMACZb* processor with debug☆1,012Dec 14, 2025Updated 2 months ago
- Proposal to define an XML-based logging format for outputs from EDA tools and logging libraries.☆14Feb 24, 2026Updated 2 weeks ago
- An FPGA reverse engineering and documentation project☆66Updated this week
- A huge VHDL library for FPGA and digital ASIC development☆449Feb 23, 2026Updated 2 weeks ago
- VHDL related news.☆27Updated this week
- SERV - The SErial RISC-V CPU☆1,761Feb 19, 2026Updated 2 weeks ago
- 🖥️ A small, customizable and extensible MCU-class 32-bit RISC-V soft-core CPU and microcontroller-like SoC written in platform-independe…☆1,999Updated this week
- List of FPGA Lattice boards using open tools☆349Jun 22, 2025Updated 8 months ago
- Send video/audio over HDMI on an FPGA☆1,255Feb 3, 2024Updated 2 years ago
- Glacial - microcoded RISC-V core designed for low FPGA resource utilization☆88Oct 29, 2019Updated 6 years ago
- Minimax: a Compressed-First, Microcoded RISC-V CPU☆224Feb 19, 2026Updated 2 weeks ago
- Convenience script to install the nextpnr-xilinx toolchain for Kintex7, Artix7, Spartan7 and Zynq7☆92Feb 24, 2026Updated 2 weeks ago
- Block Erasure Format - An extensible, fast, and usable file utility to encode and decode interleaved erasure coded streams of data.☆58May 22, 2024Updated last year
- LunaPnR is a place and router for integrated circuits☆47Feb 11, 2026Updated 3 weeks ago
- 10BASE-T from Raspberry Pi Pico☆607Aug 16, 2024Updated last year
- IA-64 emulator☆15Aug 13, 2021Updated 4 years ago
- Artix7 SOM☆18Sep 9, 2024Updated last year
- VRoom! RISC-V CPU☆518Sep 2, 2024Updated last year
- VHDL synthesis (based on ghdl)☆356Jan 11, 2026Updated last month