the-aerospace-corporation / satcat5
SatCat5 is a mixed-media Ethernet switch that lets a variety of devices communicate on the same network.
☆430Updated last week
Alternatives and similar repositories for satcat5:
Users that are interested in satcat5 are comparing it to the libraries listed below
- A configurable RTL to bitstream FPGA toolchain☆259Updated last week
- A configurable and approachable tool for FPGA debugging and rapid prototyping.☆126Updated 2 months ago
- Small footprint and configurable Ethernet core☆222Updated this week
- An attempt to recreate the RP2040 PIO in an FPGA☆296Updated 8 months ago
- UPduino 3.0: new 4 layer layout, various other improvements☆331Updated 3 weeks ago
- FPGA 101 lessons/labs☆369Updated 7 months ago
- List of FPGA Lattice boards using open tools☆316Updated 2 months ago
- Logicbone ECP5 Development Board☆114Updated 4 years ago
- VHDL synthesis (based on ghdl)☆318Updated last month
- LiteX boards files☆388Updated this week
- Multi-platform nightly builds of open source FPGA tools☆294Updated 3 years ago
- Documenting Lattice's 28nm FPGA parts☆142Updated last year
- Example LED blinking project for your FPGA dev board of choice☆168Updated 2 months ago
- Documenting the Lattice ECP5 bit-stream format.☆405Updated last month
- A modern and open-source cross-platform software for chips reverse engineering.☆255Updated 2 months ago
- How to set up Xilinx Vivado for source control☆102Updated 4 months ago
- Minimax: a Compressed-First, Microcoded RISC-V CPU☆210Updated 9 months ago
- bit field diagram renderer☆355Updated 11 months ago
- FOSS Flow For FPGA☆369Updated last month
- A tutorial for using nmigen☆310Updated 3 years ago
- Bluetooth PHY based on one-bit input and output☆220Updated 3 years ago
- Project F brings FPGAs to life with exciting open-source designs you can build on.☆623Updated 3 weeks ago
- VRoom! RISC-V CPU☆494Updated 5 months ago
- A C-like hardware description language (HDL) adding high level synthesis(HLS)-like automatic pipelining as a language construct/compiler …☆625Updated this week
- Small footprint and configurable DRAM core☆390Updated last month
- ECP5 breakout board in a feather physical format☆496Updated 3 months ago
- Project Apicula 🐝: bitstream documentation for Gowin FPGAs☆531Updated this week
- Example designs showing different ways to use F4PGA toolchains.☆272Updated 10 months ago
- A refreshed Python toolbox for building complex digital hardware. See https://gitlab.com/nmigen/nmigen☆666Updated 3 years ago
- Linux on LiteX-VexRiscv☆610Updated 7 months ago