Alternatives and similar repositories for satcat5

Users that are interested in satcat5 are comparing it to the libraries listed below

• siliconcompiler / logik
  A configurable RTL to bitstream FPGA toolchain
  ☆48Updated this week
• litex-hub / fpga_101
  FPGA 101 lessons/labs
  ☆394Updated last year
• tinyvision-ai-inc / UPduino-v3.0
  UPduino 3.0: new 4 layer layout, various other improvements
  ☆343Updated 9 months ago
• lawrie / fpga_pio
  An attempt to recreate the RP2040 PIO in an FPGA
  ☆305Updated last year
• kelu124 / awesome-latticeFPGAs
  List of FPGA Lattice boards using open tools
  ☆334Updated 4 months ago
• fischermoseley / manta
  A configurable and approachable tool for FPGA debugging and rapid prototyping.
  ☆140Updated 6 months ago
• zeroasiccorp / wildebeest
  RTL logic synthesis
  ☆115Updated 2 weeks ago
• enjoy-digital / liteeth
  Small footprint and configurable Ethernet core
  ☆265Updated 2 weeks ago
• gsmecher / minimax
  Minimax: a Compressed-First, Microcoded RISC-V CPU
  ☆222Updated last year
• DegateCommunity / Degate
  A modern and open-source cross-platform software for chips reverse engineering.
  ☆269Updated 11 months ago
• stnolting / neoTRNG
  🎲 A Tiny and Platform-Independent True Random Number Generator for any FPGA (and ASIC).
  ☆203Updated last month
• Forty-Bot / ethernet
  WIP 100BASE-TX PHY
  ☆76Updated 10 months ago
• gatecat / prjoxide
  Documenting Lattice's 28nm FPGA parts
  ☆144Updated last year
• litex-hub / litex-boards
  LiteX boards files
  ☆442Updated this week
• ghdl / ghdl-yosys-plugin
  VHDL synthesis (based on ghdl)
  ☆349Updated 3 weeks ago
• orangecrab-fpga / orangecrab-hardware
  ECP5 breakout board in a feather physical format
  ☆507Updated 11 months ago
• newhouseb / onebitbt
  Bluetooth PHY based on one-bit input and output
  ☆234Updated 4 years ago
• MoonbaseOtago / vroom
  VRoom! RISC-V CPU
  ☆511Updated last year
• RHSResearchLLC / NiteFury-and-LiteFury
  Public repository for Litefury & Nitefury
  ☆301Updated last year
• jhallen / vivado_setup
  How to set up Xilinx Vivado for source control
  ☆108Updated last year
• YosysHQ / prjtrellis
  Documenting the Lattice ECP5 bit-stream format.
  ☆428Updated this week
• nanographs / Open-Beam-Interface
  ☆333Updated last month
• wavedrom / bitfield
  bit field diagram renderer
  ☆380Updated last year
• RobertBaruch / nmigen-tutorial
  A tutorial for using nmigen
  ☆311Updated 4 years ago
• stnolting / neo430
  A damn small msp430-compatible customizable soft-core microcontroller-like processor system written in platform-independent VHDL.
  ☆204Updated 3 years ago
• YosysHQ / fpga-toolchain
  Multi-platform nightly builds of open source FPGA tools
  ☆299Updated 3 years ago
• m-labs / nmigen
  A refreshed Python toolbox for building complex digital hardware. See https://gitlab.com/nmigen/nmigen
  ☆679Updated 3 years ago
• rscott2049 / pico-rmii-ethernet_nce
  Line rate Ethernet interface for RP2XXX.
  ☆119Updated 7 months ago
• emard / ulx3s
  PCB for ULX3S FPGA R&D board
  ☆411Updated 6 months ago
• hdl-util / hdmi
  Send video/audio over HDMI on an FPGA
  ☆1,205Updated last year