SatCat5 is a mixed-media Ethernet switch that lets a variety of devices communicate on the same network.
☆497Mar 20, 2026Updated last month
Alternatives and similar repositories for satcat5
Users that are interested in satcat5 are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Virtual development board for HDL design☆42Mar 31, 2023Updated 3 years ago
- VHDLproc is a VHDL preprocessor☆24May 12, 2022Updated 3 years ago
- Small footprint and configurable Ethernet core☆281Apr 28, 2026Updated last week
- Generate symbols from HDL components/modules☆22Feb 6, 2023Updated 3 years ago
- Examples of using PSL for functional and formal verification of VHDL with GHDL (and SymbiYosys)☆69Feb 16, 2026Updated 2 months ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- Proposal to define an XML-based logging format for outputs from EDA tools and logging libraries.☆14Feb 24, 2026Updated 2 months ago
- Documenting Lattice's 28nm FPGA parts☆150Feb 26, 2026Updated 2 months ago
- Build your hardware, easily!☆3,863Updated this week
- WIP 100BASE-TX PHY☆77Dec 3, 2024Updated last year
- Open source FPGA-based NIC and platform for in-network compute☆2,293Jul 5, 2024Updated last year
- VHDL related news.☆27May 2, 2026Updated last week
- Silice is an easy-to-learn, powerful hardware description language, that simplifies designing hardware algorithms with parallelism and pi…☆1,412Apr 28, 2026Updated last week
- Constraint files for Hardware Description Language (HDL) designs targeting FPGA boards☆48Feb 12, 2026Updated 2 months ago
- A modern hardware definition language and toolchain based on Python☆2,005Apr 28, 2026Updated last week
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- A huge VHDL library for FPGA and digital ASIC development☆457May 3, 2026Updated last week
- This is an example of how TerosHDL can generate your documentation project from the command line. So you can integrate it in your CI work…☆10Jan 13, 2022Updated 4 years ago
- Verilog Ethernet components for FPGA implementation☆2,947Feb 27, 2025Updated last year
- An attempt to recreate the RP2040 PIO in an FPGA☆316Jun 6, 2024Updated last year
- ☆17Apr 7, 2022Updated 4 years ago
- Artix7 SOM☆19Sep 9, 2024Updated last year
- Tests to evaluate the support of VHDL 2008 and VHDL 2019 features☆32Jan 30, 2025Updated last year
- 🖥️ A small, customizable and extensible MCU-class 32-bit RISC-V soft-core CPU and microcontroller-like SoC written in platform-independe…☆2,055Updated this week
- An abstract language model of VHDL written in Python.☆64Updated this week
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- A C-like hardware description language (HDL) adding high level synthesis(HLS)-like automatic pipelining as a language construct/compiler …☆717Apr 30, 2026Updated last week
- JavaScript action for users to easily install tip/nightly GHDL assets in GitHub Actions workflows☆16Jan 12, 2025Updated last year
- 3-stage RV32IMACZb* processor with debug☆1,046Apr 23, 2026Updated 2 weeks ago
- Line rate Ethernet interface for RP2XXX.☆127Mar 24, 2025Updated last year
- GitHub-based statistics highlighting interesting facts about the HDL industry☆12Jul 6, 2023Updated 2 years ago
- Interfacing VHDL and foreign languages with VUnit☆15Feb 20, 2020Updated 6 years ago
- Documentation with code examples about interfacing VHDL with foreign languages and tools through GHDL☆52May 2, 2026Updated last week
- SERV - The SErial RISC-V CPU☆1,793Feb 19, 2026Updated 2 months ago
- A configurable RTL to bitstream FPGA toolchain☆60Apr 24, 2026Updated 2 weeks ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Library of reusable VHDL components☆28Mar 7, 2024Updated 2 years ago
- A tiny Open POWER ISA softcore written in VHDL 2008☆717Apr 25, 2026Updated 2 weeks ago
- [MIGRATED to https://codeberg.org/prjunnamed/prjcombine/] An FPGA reverse engineering and documentation project☆66Mar 12, 2026Updated last month
- Experiments with Cologne Chip's GateMate FPGA architecture☆18Nov 16, 2023Updated 2 years ago
- Package manager and build abstraction tool for FPGA/ASIC development☆1,413Feb 13, 2026Updated 2 months ago
- User-friendly explanation of Yosys options☆113Sep 25, 2021Updated 4 years ago
- Trying to verify Verilog/VHDL designs with formal methods and tools☆43Mar 7, 2024Updated 2 years ago