Alternatives and similar repositories for satcat5

Users that are interested in satcat5 are comparing it to the libraries listed below

• siliconcompiler / logik
  A configurable RTL to bitstream FPGA toolchain
  ☆35Updated 3 weeks ago
• tinyvision-ai-inc / UPduino-v3.0
  UPduino 3.0: new 4 layer layout, various other improvements
  ☆339Updated 5 months ago
• lawrie / fpga_pio
  An attempt to recreate the RP2040 PIO in an FPGA
  ☆301Updated last year
• litex-hub / fpga_101
  FPGA 101 lessons/labs
  ☆387Updated last year
• kelu124 / awesome-latticeFPGAs
  List of FPGA Lattice boards using open tools
  ☆328Updated 3 weeks ago
• enjoy-digital / liteeth
  Small footprint and configurable Ethernet core
  ☆252Updated last month
• fischermoseley / manta
  A configurable and approachable tool for FPGA debugging and rapid prototyping.
  ☆138Updated 3 months ago
• gsmecher / minimax
  Minimax: a Compressed-First, Microcoded RISC-V CPU
  ☆219Updated last year
• DegateCommunity / Degate
  A modern and open-source cross-platform software for chips reverse engineering.
  ☆264Updated 7 months ago
• Forty-Bot / ethernet
  WIP 100BASE-TX PHY
  ☆76Updated 7 months ago
• gatecat / prjoxide
  Documenting Lattice's 28nm FPGA parts
  ☆143Updated last year
• nanographs / Open-Beam-Interface
  ☆318Updated this week
• ghdl / ghdl-yosys-plugin
  VHDL synthesis (based on ghdl)
  ☆336Updated last month
• YosysHQ / prjtrellis
  Documenting the Lattice ECP5 bit-stream format.
  ☆420Updated 2 months ago
• MoonbaseOtago / vroom
  VRoom! RISC-V CPU
  ☆506Updated 10 months ago
• stnolting / neoTRNG
  🎲 A Tiny and Platform-Independent True Random Number Generator for any FPGA (and ASIC).
  ☆193Updated 2 weeks ago
• m-labs / nmigen
  A refreshed Python toolbox for building complex digital hardware. See https://gitlab.com/nmigen/nmigen
  ☆675Updated 3 years ago
• Wren6991 / Hazard3
  3-stage RV32IMACZb* processor with debug
  ☆888Updated 3 weeks ago
• RobertBaruch / nmigen-tutorial
  A tutorial for using nmigen
  ☆311Updated 4 years ago
• jhallen / vivado_setup
  How to set up Xilinx Vivado for source control
  ☆105Updated 10 months ago
• newhouseb / onebitbt
  Bluetooth PHY based on one-bit input and output
  ☆225Updated 4 years ago
• orangecrab-fpga / orangecrab-hardware
  ECP5 breakout board in a feather physical format
  ☆501Updated 8 months ago
• litex-hub / litex-boards
  LiteX boards files
  ☆420Updated 2 weeks ago
• JulianKemmerer / PipelineC
  A C-like hardware description language (HDL) adding high level synthesis(HLS)-like automatic pipelining as a language construct/compiler …
  ☆663Updated last week
• hdl-util / hdmi
  Send video/audio over HDMI on an FPGA
  ☆1,179Updated last year
• emard / ulx3s
  PCB for ULX3S FPGA R&D board
  ☆399Updated 2 months ago
• cheyao / icepi-zero
  ECP5 Development Board in the Raspberry Pi Zero form
  ☆570Updated this week
• YosysHQ / fpga-toolchain
  Multi-platform nightly builds of open source FPGA tools
  ☆297Updated 3 years ago
• brouhaha / glacial
  Glacial - microcoded RISC-V core designed for low FPGA resource utilization
  ☆86Updated 5 years ago
• enjoy-digital / litedram
  Small footprint and configurable DRAM core
  ☆426Updated 2 weeks ago