BerkeleyLab / Marble-MiniLinks
"Marble-Mini" Simple FMC carrier board with SFP, 2x FMC, PoE
☆19Updated 3 years ago
Alternatives and similar repositories for Marble-Mini
Users that are interested in Marble-Mini are comparing it to the libraries listed below
Sorting:
- CologneChip GateMate FPGA Module: GMM-7550☆22Updated this week
- LBNL RF controls support HDL libraries. Mirroring LBNL's internal Gitlab repository, which is CI enabled☆60Updated this week
- Dual FMC FPGA carrier board developed for general purpose use in particle accelerator electronics instrumentation.☆27Updated this week
- Extensible FPGA control platform☆62Updated 2 years ago
- Common elements for FPGA Design (FIFOs, RAMs, etc.)☆33Updated 3 months ago
- High level Data Link Layer Control (HDLC) Protocol (16 bit) implementation using VHDL hardware description language.☆28Updated 8 years ago
- ☆30Updated 4 years ago
- Open-source CSI-2 receiver for Xilinx UltraScale parts☆37Updated 5 years ago
- Small footprint and configurable JESD204B core☆42Updated last week
- Collection of projects for various FPGA development boards☆44Updated last year
- Contains VHDL IP-blocks to create stand-alone RapidIO-endpoints, RapidIO-switches and RapidIO-switches with local endpoints.☆33Updated 7 years ago
- FPGA IP cores for the Antikernel OS, intended to be included as a submodule in SoC integrations☆64Updated last week
- FTDI FT245 Style Synchronous/Asynchronous FIFO Bridge☆32Updated 4 years ago
- SERDES-based TDC core for Spartan-6☆18Updated 12 years ago
- ☆17Updated 4 years ago
- USB Full Speed PHY☆44Updated 5 years ago
- FPGA board-level debugging and reverse-engineering tool☆38Updated 2 years ago
- ☆19Updated 4 years ago
- Connecting FPGA and MCU using Ethernet RMII☆23Updated 9 years ago
- FMC card to allow interfacing Xilinx FPGA boards with Jetson TX2 or TX1 via CSI-2 camera interface☆17Updated 2 years ago
- UART to AXI Stream interface written in VHDL☆16Updated 2 years ago
- ULPI Link Wrapper (USB Phy Interface)☆27Updated 5 years ago
- Demo of how to use https://github.com/openXC7 tools (yosys+nextpnr-xilinx) to implement the HW side of a custom SoC with RISC-V CPU & our…☆26Updated 3 months ago
- This repo is for Efinix Xyloni development board users. It has projects and software to get you started working with the board.☆42Updated 2 years ago
- A CIC filter implemented in Verilog☆22Updated 9 years ago
- ☆32Updated 2 years ago
- Small footprint and configurable Inter-Chip communication cores☆58Updated last week
- The ILA allows you to perform in-system debugging of your designs on the GateMate FPGA at runtime. All signals of your design inside the …☆51Updated last week
- Experimental Xilinx Artix-7 driven Data Center Security Communication Module☆50Updated last year
- OscillatorIMP ecosystem FPGA IP sources☆28Updated 2 months ago