SHA256 in (System-) Verilog / Open Source FPGA Miner
☆85Mar 10, 2018Updated 8 years ago
Alternatives and similar repositories for SystemVerilogSHA256
Users that are interested in SystemVerilogSHA256 are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Find the job you want!☆10Jan 23, 2019Updated 7 years ago
- Examples and reference for System Verilog Assertions☆95Mar 18, 2017Updated 9 years ago
- DDR4 Simulation Project in System Verilog☆47Aug 18, 2014Updated 12 years ago
- RTL Network-on-Chip Router Design in SystemVerilog by Andrea Galimberti, Filippo Testa and Alberto Zeni☆159Mar 19, 2018Updated 8 years ago
- ☆11Jul 20, 2018Updated 8 years ago
- End-to-end encrypted email - Proton Mail • AdSpecial offer: 40% Off Yearly / 80% Off First Month. All Proton services are open source and independently audited for security.
- ☆13Feb 13, 2021Updated 5 years ago
- DE10 NANO SHA3-256 Proof of Work Miner☆14Sep 8, 2020Updated 6 years ago
- Elgamal's over Elliptic Curves☆20Dec 22, 2018Updated 7 years ago
- a small simple slow serial FPGA core☆16Mar 11, 2021Updated 5 years ago
- Extended and external tests for Verilator testing☆19Updated this week
- AES crypto engine written in System Verilog and emulated on the Mentor Veloce. First place winner of Mentor Graphics Need For Speed Emula…☆17Mar 22, 2017Updated 9 years ago
- Implementation of the SHA256 Algorithm in Verilog☆39Jan 2, 2012Updated 14 years ago
- SystemVerilog support in VS Code☆157Sep 13, 2026Updated 3 weeks ago
- SHA-256 IP core for ZedBoard (Zynq SoC)☆31Jun 22, 2018Updated 8 years ago
- Proton VPN Special Offer - Get 70% off • AdSpecial partner offer. Trusted by over 100 million users worldwide. Tested, Approved and Recommended by Experts.
- FPGA core for SHA256d mining targeting Lattice iCE40 devices.☆21Jun 13, 2021Updated 5 years ago
- Verilator open-source SystemVerilog simulator and lint system☆45Sep 29, 2026Updated last week
- Generic AHB master stub☆12Jul 17, 2014Updated 12 years ago
- Real-Time Image Processing for ASIC/FGPA☆29Feb 23, 2022Updated 4 years ago
- ☆42Oct 26, 2021Updated 4 years ago
- training labs and examples☆473Aug 1, 2022Updated 4 years ago
- Creation of a AXI Master and Yocto device driver for Zynq, using High Level Synthesis (HLS) techniques.☆13May 28, 2015Updated 11 years ago
- verification of simple axi-based cache☆19May 14, 2019Updated 7 years ago
- This repo has codes for hardware accelerator design for CNNs using high level synthesis from Altera.☆13Dec 18, 2017Updated 8 years ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- MD5 in VHDL☆11Jan 4, 2017Updated 9 years ago
- ☆43Sep 17, 2021Updated 5 years ago
- VHDL FPGA design of an optimized Blake2b pipeline to mine Siacoin☆64Feb 7, 2018Updated 8 years ago
- Releases for the NextJTAG tool☆25Jan 26, 2022Updated 4 years ago
- Verilog code that does 2D Low Pass Filter on a greyscale image☆10Sep 22, 2015Updated 11 years ago
- XCrypto: a cryptographic ISE for RISC-V☆93Jan 5, 2023Updated 3 years ago
- SystemC simulator of a highly customizable Nostrum network-on-chip (NoC).☆14Apr 20, 2014Updated 12 years ago
- Fully parametrizable combinatorial parallel LFSR/CRC module☆164Feb 27, 2025Updated last year
- Simple demo showing how to use the ping pong FIFO☆17May 2, 2016Updated 10 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- AHB Bus lite v3.0☆17Aug 7, 2019Updated 7 years ago
- PID controller on an FPGA with custom RS232 addressing protocol.☆27Sep 7, 2021Updated 5 years ago
- Automatically generate verilog module ports,instance and instance connections ,for sublime text 2&3☆37Aug 6, 2013Updated 13 years ago
- An Open Source Link Protocol and Controller☆29Aug 1, 2021Updated 5 years ago
- Experimental breakout board for a signle 200-ball WFBGA LPDDR4 chip in SO-DIMM DDR4 form factor.☆26Dec 11, 2025Updated 9 months ago
- Verilog implementation of SHA1/SHA224/SHA256/SHA384/SHA512. 使用Verilog实现的SHA1/SHA224/SHA256/SHA384/SHA512计算器。☆84Sep 14, 2023Updated 3 years ago
- Network on Chip Implementation written in SytemVerilog☆213Aug 27, 2022Updated 4 years ago