unixb0y / SystemVerilogSHA256Links
SHA256 in (System-) Verilog / Open Source FPGA Miner
☆80Updated 7 years ago
Alternatives and similar repositories for SystemVerilogSHA256
Users that are interested in SystemVerilogSHA256 are comparing it to the libraries listed below
Sorting:
- Riscy-SoC is SoC based on RISC-V CPU core, designed in Verilog☆81Updated 5 years ago
- FPGA reference design for the the Swerv EH1 Core☆71Updated 5 years ago
- RISCV model for Verilator/FPGA targets☆53Updated 5 years ago
- Mathematical Functions in Verilog☆95Updated 4 years ago
- Xilinx PCIe to MIG DDR4 example designs and custom part data files☆39Updated last year
- A collection of debugging busses developed and presented at zipcpu.com☆41Updated last year
- Cornell CSL's Modular RISC-V RV64IM Out-of-Order Processor Built with PyMTL☆88Updated 6 years ago
- SoC based on VexRiscv and ICE40 UP5K☆159Updated 6 months ago
- Plugins for Yosys developed as part of the F4PGA project.☆84Updated last year
- This repository documents the learning from VSD "RTL Design Using Verilog With SKY130 Technology" workshop☆38Updated 4 years ago
- The CORE-V CVA5 is an Application class 5-stage RISC-V CPU specifically targetting FPGA implementations.☆120Updated 2 months ago
- OpTiMSoC - A tiled SoC platform with a mesh NoC and OpenRISC CPU cores☆85Updated 4 years ago
- Facilitates building open source tools for working with hardware description languages (HDLs)☆65Updated 5 years ago
- Verilog implementation of the SHA-512 hash function.☆40Updated 5 months ago
- Basic Peripheral SoC (SPI, GPIO, Timer, UART)☆65Updated 5 years ago
- USB -> AXI Debug Bridge☆39Updated 4 years ago
- A set of Wishbone Controlled SPI Flash Controllers☆88Updated 2 years ago
- Hamming ECC Encoder and Decoder to protect memories☆34Updated 7 months ago
- AXI Adapter(s) for RISC-V Atomic Operations☆66Updated last week
- Open-source high performance AXI4-based HyperRAM memory controller☆77Updated 2 years ago
- SOFA (Skywater Opensource FPGAs) based on Skywater 130nm PDK and OpenFPGA☆142Updated 2 years ago
- FuseSoC standard core library☆147Updated 3 months ago
- Verilog digital signal processing components☆156Updated 2 years ago
- True Random Number Generator core implemented in Verilog.☆76Updated 4 years ago
- Kronos is a 3-stage in-order RISC-V RV32I_Zicsr_Zifencei core geared towards FPGA implementations☆75Updated 2 years ago
- ⛔ DEPRECATED ⛔ RISC-V manycore accelerator for HERO, bigPULP hardware platform☆51Updated 3 years ago
- Simple 8-bit UART realization on Verilog HDL.☆110Updated last year
- Bitcoin miner for Xilinx FPGAs☆97Updated 12 years ago
- Standard Cell Library based Memory Compiler using FF/Latch cells☆156Updated 2 months ago
- Multiply-Accumulate and Rectified-Linear Accelerator for Neural Networks☆91Updated 6 years ago