SHA256 in (System-) Verilog / Open Source FPGA Miner
☆83Mar 10, 2018Updated 8 years ago
Alternatives and similar repositories for SystemVerilogSHA256
Users that are interested in SystemVerilogSHA256 are comparing it to the libraries listed below
Sorting:
- Examples and reference for System Verilog Assertions☆92Mar 18, 2017Updated 9 years ago
- DDR4 Simulation Project in System Verilog☆44Aug 18, 2014Updated 11 years ago
- Elgamal's over Elliptic Curves☆20Dec 22, 2018Updated 7 years ago
- a small simple slow serial FPGA core☆16Mar 11, 2021Updated 5 years ago
- Extended and external tests for Verilator testing☆17Mar 11, 2026Updated last week
- Generic AHB master stub☆12Jul 17, 2014Updated 11 years ago
- Experimental breakout board for a signle 200-ball WFBGA LPDDR4 chip in SO-DIMM DDR4 form factor.☆18Dec 11, 2025Updated 3 months ago
- DE10 NANO SHA3-256 Proof of Work Miner☆13Sep 8, 2020Updated 5 years ago
- AES crypto engine written in System Verilog and emulated on the Mentor Veloce. First place winner of Mentor Graphics Need For Speed Emula…☆17Mar 22, 2017Updated 8 years ago
- Real-Time Image Processing for ASIC/FGPA☆24Feb 23, 2022Updated 4 years ago
- SystemVerilog support in VS Code☆150Feb 18, 2025Updated last year
- Implementation of the SHA256 Algorithm in Verilog☆39Jan 2, 2012Updated 14 years ago
- FPGA core for SHA256d mining targeting Lattice iCE40 devices.☆21Jun 13, 2021Updated 4 years ago
- SHA-256 IP core for ZedBoard (Zynq SoC)☆31Jun 22, 2018Updated 7 years ago
- The directory to save GD32VF103 DataSheets☆18Oct 31, 2020Updated 5 years ago
- Releases for the NextJTAG tool☆24Jan 26, 2022Updated 4 years ago
- training labs and examples☆452Aug 1, 2022Updated 3 years ago
- Creation of a AXI Master and Yocto device driver for Zynq, using High Level Synthesis (HLS) techniques.☆13May 28, 2015Updated 10 years ago
- verification of simple axi-based cache☆18May 14, 2019Updated 6 years ago
- Simple demo showing how to use the ping pong FIFO☆16May 2, 2016Updated 9 years ago
- A Verilog AMBA AHB Multilayer interconnect generator☆12Aug 8, 2017Updated 8 years ago
- ☆44Sep 17, 2021Updated 4 years ago
- A simple example of using the SDAccel build flow for AWS EC2's F1 instance type. Trys to avoid magic makefiles.☆10Aug 27, 2017Updated 8 years ago
- Designed a pipelined calculation engine to read input/weights of neuron and compute/store results in SystemVerilog. Implemented fabric to…☆12Feb 12, 2019Updated 7 years ago
- VHDL FPGA design of an optimized Blake2b pipeline to mine Siacoin☆63Feb 7, 2018Updated 8 years ago
- FIR，FFT based on Verilog☆14Dec 3, 2017Updated 8 years ago
- XCrypto: a cryptographic ISE for RISC-V☆92Jan 5, 2023Updated 3 years ago
- This repo has codes for hardware accelerator design for CNNs using high level synthesis from Altera.☆14Dec 18, 2017Updated 8 years ago
- A pipelined RISC-V processor☆63Dec 1, 2023Updated 2 years ago
- MD5 in VHDL☆11Jan 4, 2017Updated 9 years ago
- Fully parametrizable combinatorial parallel LFSR/CRC module☆160Feb 27, 2025Updated last year
- SystemC simulator of a highly customizable Nostrum network-on-chip (NoC).☆14Apr 20, 2014Updated 11 years ago
- PID controller on an FPGA with custom RS232 addressing protocol.☆25Sep 7, 2021Updated 4 years ago
- DEsign 16-bit ALU using Verilog☆10Feb 13, 2016Updated 10 years ago
- AHB Bus lite v3.0☆17Aug 7, 2019Updated 6 years ago
- Innervator: Hardware Acceleration for Neural Networks☆18Aug 3, 2024Updated last year
- An Open Source Link Protocol and Controller☆28Aug 1, 2021Updated 4 years ago
- Verilog implementation of SHA1/SHA224/SHA256/SHA384/SHA512. 使用Verilog实现的SHA1/SHA224/SHA256/SHA384/SHA512计算器。☆81Sep 14, 2023Updated 2 years ago
- Ethereum Smart Contract - Proof of Work token☆10Jul 2, 2017Updated 8 years ago