unixb0y / SystemVerilogSHA256
SHA256 in (System-) Verilog / Open Source FPGA Miner
☆78Updated 7 years ago
Alternatives and similar repositories for SystemVerilogSHA256
Users that are interested in SystemVerilogSHA256 are comparing it to the libraries listed below
Sorting:
- Xilinx PCIe to MIG DDR4 example designs and custom part data files☆37Updated last year
- Hamming ECC Encoder and Decoder to protect memories☆32Updated 3 months ago
- Verilog implementation of the SHA-512 hash function.☆38Updated last month
- Bitcoin miner for Xilinx FPGAs☆97Updated 11 years ago
- USB -> AXI Debug Bridge☆38Updated 3 years ago
- FPGA reference design for the the Swerv EH1 Core☆71Updated 5 years ago
- A collection of debugging busses developed and presented at zipcpu.com☆41Updated last year
- Kronos is a 3-stage in-order RISC-V RV32I_Zicsr_Zifencei core geared towards FPGA implementations☆74Updated 2 years ago
- Yet Another RISC-V Implementation☆93Updated 7 months ago
- Various projects of SPI loader module for xilinx fpga☆30Updated 4 years ago
- round robin arbiter☆73Updated 10 years ago
- Digital Hardware Modelling using VHDL, Verilog, SystemVerilog, SystemC, HLS(C++, OpenCL)☆65Updated 3 months ago
- SHA-256 IP core for ZedBoard (Zynq SoC)☆31Updated 6 years ago
- RiftCore is a 9-stage, single-issue, out-of-order 64-bits RISC-V Core, which supports RV64IMC and 3-level Cache System☆41Updated 2 years ago
- Cornell CSL's Modular RISC-V RV64IM Out-of-Order Processor Built with PyMTL☆89Updated 5 years ago
- C/Assembly macros for talking with Rocket Custom Coprocessors (RoCCs)☆55Updated 4 years ago
- ☆56Updated 4 years ago
- Mathematical Functions in Verilog☆92Updated 4 years ago
- Riscy-SoC is SoC based on RISC-V CPU core, designed in Verilog☆81Updated 5 years ago
- SpinalHDL - Cryptography libraries☆54Updated 9 months ago
- RISCV model for Verilator/FPGA targets☆51Updated 5 years ago
- The Common Evaluation Platform (CEP), based on UCB's Chipyard Framework, is an SoC design that contains only license-unencumbered, freel…☆64Updated 2 years ago
- Technology dependent cells instantiated in the design for generic process (simulation, FPGA)☆57Updated 3 months ago
- A PULP SoC for education, easy to understand and extend with a full flow for a physical design.☆90Updated this week
- ⛔ DEPRECATED ⛔ RISC-V manycore accelerator for HERO, bigPULP hardware platform☆51Updated 3 years ago
- Multiply-Accumulate and Rectified-Linear Accelerator for Neural Networks☆88Updated 5 years ago
- OpTiMSoC - A tiled SoC platform with a mesh NoC and OpenRISC CPU cores☆83Updated 4 years ago
- SQRL FK33 board files, example designs and scripts.☆17Updated 2 years ago
- a hardware design library based on SpinalHDL, especially for stream processing operators on Xilinx FPGAs for Arithmetic, DSP, Communicati…☆62Updated last year
- Implementation of ECC on FPGA-Zynq7000 SoC☆18Updated 5 years ago