SHA256 in (System-) Verilog / Open Source FPGA Miner
☆85Mar 10, 2018Updated 8 years ago
Alternatives and similar repositories for SystemVerilogSHA256
Users that are interested in SystemVerilogSHA256 are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Find the job you want!☆10Jan 23, 2019Updated 7 years ago
- SystemVerilog Design Patterns☆26Mar 11, 2015Updated 11 years ago
- Examples and reference for System Verilog Assertions☆95Mar 18, 2017Updated 9 years ago
- BLAKE3 on FPGA☆10Feb 21, 2022Updated 4 years ago
- DDR4 Simulation Project in System Verilog☆47Aug 18, 2014Updated 12 years ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- Verilator open-source SystemVerilog simulator and lint system☆45Sep 29, 2026Updated last month
- training labs and examples☆473Aug 1, 2022Updated 4 years ago
- Verilog implementation of SHA1/SHA224/SHA256/SHA384/SHA512. 使用Verilog实现的SHA1/SHA224/SHA256/SHA384/SHA512计算器。☆84Sep 14, 2023Updated 3 years ago
- RTL Network-on-Chip Router Design in SystemVerilog by Andrea Galimberti, Filippo Testa and Alberto Zeni☆159Mar 19, 2018Updated 8 years ago
- C Crypto library supporting DES, AES128, SHA256, CCM-AES128, ECDSA, ECDH, PKCS#1 v1.5☆15Jan 24, 2022Updated 4 years ago
- An attempt to reverse engineer a bitstream made for an AL3-10 FPGA☆16Jan 6, 2023Updated 3 years ago
- ☆13Feb 13, 2021Updated 5 years ago
- DE10 NANO SHA3-256 Proof of Work Miner☆14Sep 8, 2020Updated 6 years ago
- a small simple slow serial FPGA core☆16Mar 11, 2021Updated 5 years ago
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- AES crypto engine written in System Verilog and emulated on the Mentor Veloce. First place winner of Mentor Graphics Need For Speed Emula…☆18Mar 22, 2017Updated 9 years ago
- VHDL FPGA design of an optimized Blake2b pipeline to mine Siacoin☆64Feb 7, 2018Updated 8 years ago
- Generate UVM testbench framework template files with Python 3☆26Dec 23, 2019Updated 6 years ago
- Extended and external tests for Verilator testing☆19Oct 16, 2026Updated 2 weeks ago
- Generic AHB master stub☆12Jul 17, 2014Updated 12 years ago
- Implementation of the SHA256 Algorithm in Verilog☆39Jan 2, 2012Updated 14 years ago
- SHA-256 IP core for ZedBoard (Zynq SoC)☆31Jun 22, 2018Updated 8 years ago
- SystemVerilog support in VS Code☆157Oct 12, 2026Updated 2 weeks ago
- Hardware Trojan on a Basis 3 FPGA for Hardware and Embedded Systems Security☆11May 1, 2017Updated 9 years ago
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- ☆42Oct 26, 2021Updated 5 years ago
- verification of simple axi-based cache☆19May 14, 2019Updated 7 years ago
- Set up your GitHub Actions workflow with a OSS CAD Suite☆18Mar 19, 2026Updated 7 months ago
- A full-speed device-side USB peripheral core written in Verilog.☆244Oct 30, 2022Updated 4 years ago
- The source code of blog☆14Dec 12, 2021Updated 4 years ago
- Various basic topics for SystemVerilog Modules☆10Oct 14, 2023Updated 3 years ago
- This repo has codes for hardware accelerator design for CNNs using high level synthesis from Altera.☆13Dec 18, 2017Updated 8 years ago
- ☆43Sep 17, 2021Updated 5 years ago
- Creation of a AXI Master and Yocto device driver for Zynq, using High Level Synthesis (HLS) techniques.☆13May 28, 2015Updated 11 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Real-Time Image Processing for ASIC/FGPA☆30Feb 23, 2022Updated 4 years ago
- MD5 in VHDL☆11Jan 4, 2017Updated 9 years ago
- Designed a pipelined calculation engine to read input/weights of neuron and compute/store results in SystemVerilog. Implemented fabric to…☆12Feb 12, 2019Updated 7 years ago
- Ethereum Smart Contract - Proof of Work token☆10Jul 2, 2017Updated 9 years ago
- Verilog code that does 2D Low Pass Filter on a greyscale image☆10Sep 22, 2015Updated 11 years ago
- SystemC simulator of a highly customizable Nostrum network-on-chip (NoC).☆14Apr 20, 2014Updated 12 years ago
- A simplified version of an FPGA bitcoin miner☆54Jul 9, 2019Updated 7 years ago