openhwgroup / riscv-ovpsim-corevLinks
☆11Updated last year
Alternatives and similar repositories for riscv-ovpsim-corev
Users that are interested in riscv-ovpsim-corev are comparing it to the libraries listed below
Sorting:
- The ParaNut Processor - Highly Parallel and More Than Just a CPU Core☆36Updated 2 years ago
- Proposed RISC-V Composable Custom Extensions Specification☆70Updated 4 months ago
- FPGA reference design for the the Swerv EH1 Core☆72Updated 5 years ago
- RISCV model for Verilator/FPGA targets☆53Updated 6 years ago
- CHIPKIT: An agile, reusable open-source framework for rapid test chip development☆42Updated 5 years ago
- ☆60Updated 4 years ago
- 2-8bit weights, 8-bit activations flexible Neural Processing Engine for PULP clusters☆27Updated 3 weeks ago
- A lightweight core for the CV32E40 implementing the RISC-V vector extension specification. (v0.8)☆35Updated 4 years ago
- Density test bench for RISCV - "Compress extension"☆15Updated 4 years ago
- The multi-core cluster of a PULP system.☆109Updated last week
- A Python package for generating HDL wrappers and top modules for HDL sources☆38Updated last week
- OpTiMSoC - A tiled SoC platform with a mesh NoC and OpenRISC CPU cores☆86Updated 4 years ago
- Digital Hardware Modelling using VHDL, Verilog, SystemVerilog, SystemC, HLS(C++, OpenCL)☆67Updated 8 months ago
- DUTH RISC-V Superscalar Microprocessor☆31Updated last year
- The CORE-V CVA5 is an Application class 5-stage RISC-V CPU specifically targetting FPGA implementations.☆122Updated 4 months ago
- ☆84Updated last week
- Backup: Library implementing a C TLM-2 style to bridge C models to SystemC TLM-2.0 (C++) from GreenSocs (https://git.greensocs.com/tlm/tl…☆18Updated 7 years ago
- ⛔ DEPRECATED ⛔ RISC-V manycore accelerator for HERO, bigPULP hardware platform☆50Updated 3 years ago
- BARVINN: A Barrel RISC-V Neural Network Accelerator: https://barvinn.readthedocs.io/en/latest/☆91Updated 10 months ago
- AXI Adapter(s) for RISC-V Atomic Operations☆66Updated last week
- ☆30Updated 2 weeks ago
- Multiply-Accumulate and Rectified-Linear Accelerator for Neural Networks☆91Updated 6 years ago
- The PULP RI5CY core modified for Verilator modeling and as a GDB server.☆25Updated 6 years ago
- ☆32Updated last week
- ☆150Updated 2 years ago
- Home of the specification to connect SemiDynamic's RISC-V cores to your own RISC-V Vector Unit☆37Updated 3 years ago
- Bitstream relocation and manipulation tool.☆48Updated 2 years ago
- For contributions of Chisel IP to the chisel community.☆67Updated last year
- ☆26Updated 5 years ago
- matrix-coprocessor for RISC-V☆25Updated 6 months ago