openhwgroup / riscv-ovpsim-corev
☆11Updated last year
Alternatives and similar repositories for riscv-ovpsim-corev
Users that are interested in riscv-ovpsim-corev are comparing it to the libraries listed below
Sorting:
- Proposed RISC-V Composable Custom Extensions Specification☆69Updated last year
- ☆27Updated last month
- The PULP RI5CY core modified for Verilator modeling and as a GDB server.☆23Updated 6 years ago
- RISCV model for Verilator/FPGA targets☆51Updated 5 years ago
- RISCV core RV32I/E.4 threads in a ring architecture☆32Updated last year
- DUTH RISC-V Superscalar Microprocessor☆31Updated 6 months ago
- Digital Hardware Modelling using VHDL, Verilog, SystemVerilog, SystemC, HLS(C++, OpenCL)☆65Updated 3 months ago
- SpinalHDL based, FPGA Suitable RTL Implementation of RISC-V RV32. Aligned with RISC-V Virtual Prototype☆47Updated 6 months ago
- A lightweight core for the CV32E40 implementing the RISC-V vector extension specification. (v0.8)☆34Updated 4 years ago
- ☆33Updated 2 years ago
- RISC-V Nox core☆62Updated last month
- Density test bench for RISCV - "Compress extension"☆13Updated 3 years ago
- The CORE-V CVA5 is an Application class 5-stage RISC-V CPU specifically targetting FPGA implementations.☆99Updated last month
- A Python package for generating HDL wrappers and top modules for HDL sources☆32Updated last week
- JTAG DPI module for SystemVerilog RTL simulations☆27Updated 9 years ago
- RISC-V eXtension interface that provides a generalized framework suitable to implement custom coprocessors and ISA extensions☆63Updated 11 months ago
- FPGA reference design for the the Swerv EH1 Core☆71Updated 5 years ago
- CHIPKIT: An agile, reusable open-source framework for rapid test chip development☆41Updated 4 years ago
- JTAG DPI module for OpenRISC simulation with Verilator☆17Updated 12 years ago
- IEEE 754 single precision floating point library in systemverilog and vhdl☆29Updated 4 months ago
- ☆59Updated 3 years ago
- 2-8bit weights, 8-bit activations flexible Neural Processing Engine for PULP clusters☆24Updated this week
- Home of the specification to connect SemiDynamic's RISC-V cores to your own RISC-V Vector Unit☆36Updated 3 years ago
- The CORE-V CVE2 is a small 32 bit RISC-V CPU core (RV32IMC/EMC) with a two stage pipeline, based on the original zero-riscy work from ETH…☆40Updated last month
- A simple three-stage RISC-V CPU☆23Updated 4 years ago
- ☆61Updated this week
- RISC-V Virtual Prototype☆42Updated 3 years ago
- ⛔ DEPRECATED ⛔ RISC-V manycore accelerator for HERO, bigPULP hardware platform☆51Updated 3 years ago
- Backup: Library implementing a C TLM-2 style to bridge C models to SystemC TLM-2.0 (C++) from GreenSocs (https://git.greensocs.com/tlm/tl…☆17Updated 6 years ago
- A barebones 64-bit RISC-V micro-controller class CPU, implementing the I(nteger), M(ul/div), C(ompressed) and K(ryptography) extensions.☆44Updated 3 years ago