openhwgroup / riscv-ovpsim-corev
☆11Updated last year
Alternatives and similar repositories for riscv-ovpsim-corev:
Users that are interested in riscv-ovpsim-corev are comparing it to the libraries listed below
- ☆23Updated this week
- DUTH RISC-V Superscalar Microprocessor☆30Updated 4 months ago
- HW-SW Co-Simulation Library for AMBA AXI BFM using DPI/VPI☆30Updated 2 months ago
- The CORE-V CVE2 is a small 32 bit RISC-V CPU core (RV32IMC/EMC) with a two stage pipeline, based on the original zero-riscy work from ETH…☆35Updated this week
- JTAG DPI module for SystemVerilog RTL simulations☆27Updated 9 years ago
- Proposed RISC-V Composable Custom Extensions Specification☆69Updated 9 months ago
- ☆59Updated 3 years ago
- Verilog Modules and Python Scripts for Creating IP Core Build Directories☆29Updated last year
- The ParaNut Processor - Highly Parallel and More Than Just a CPU Core☆33Updated last year
- RISCV core RV32I/E.4 threads in a ring architecture☆32Updated last year
- Digital Hardware Modelling using VHDL, Verilog, SystemVerilog, SystemC, HLS(C++, OpenCL)☆63Updated 2 weeks ago
- Home of the specification to connect SemiDynamic's RISC-V cores to your own RISC-V Vector Unit☆34Updated 3 years ago
- A Python package for generating HDL wrappers and top modules for HDL sources☆30Updated this week
- JTAG DPI module for OpenRISC simulation with Verilator☆17Updated 12 years ago
- ☆12Updated last year
- A barebones 64-bit RISC-V micro-controller class CPU, implementing the I(nteger), M(ul/div), C(ompressed) and K(ryptography) extensions.☆44Updated 3 years ago
- Platform Level Interrupt Controller☆36Updated 9 months ago
- ☆33Updated 2 years ago
- RISCV model for Verilator/FPGA targets☆49Updated 5 years ago
- The CORE-V CVA5 is an Application class 5-stage RISC-V CPU specifically targetting FPGA implementations.☆71Updated 11 months ago
- Multiply-Accumulate and Rectified-Linear Accelerator for Neural Networks☆87Updated 5 years ago
- Python library for working Standard Delay Format (SDF) Timing Annotation files.☆28Updated 7 months ago
- IEEE 754 single precision floating point library in systemverilog and vhdl☆29Updated 2 months ago
- IPs for data-plane integration of Hardware Processing Engines (HWPEs) within a PULP system☆19Updated last week
- For contributions of Chisel IP to the chisel community.☆59Updated 3 months ago
- An open source, parameterized SystemVerilog digital hardware IP library☆26Updated 9 months ago
- Reconfigurable Binary Engine☆15Updated 3 years ago
- Spen's Official OpenOCD Mirror☆48Updated 11 months ago
- ☆36Updated 2 years ago
- Wishbone interconnect utilities☆38Updated 3 weeks ago