openhwgroup / riscv-ovpsim-corevLinks
☆11Updated last year
Alternatives and similar repositories for riscv-ovpsim-corev
Users that are interested in riscv-ovpsim-corev are comparing it to the libraries listed below
Sorting:
- FPGA reference design for the the Swerv EH1 Core☆71Updated 5 years ago
- RISCV model for Verilator/FPGA targets☆53Updated 5 years ago
- Proposed RISC-V Composable Custom Extensions Specification☆71Updated last month
- ☆59Updated 3 years ago
- The CORE-V CVA5 is an Application class 5-stage RISC-V CPU specifically targetting FPGA implementations.☆117Updated last month
- SpinalHDL based, FPGA Suitable RTL Implementation of RISC-V RV32. Aligned with RISC-V Virtual Prototype☆50Updated 9 months ago
- A lightweight core for the CV32E40 implementing the RISC-V vector extension specification. (v0.8)☆35Updated 4 years ago
- RISCV core RV32I/E.4 threads in a ring architecture☆32Updated 2 years ago
- OpTiMSoC - A tiled SoC platform with a mesh NoC and OpenRISC CPU cores☆85Updated 4 years ago
- A Python package for generating HDL wrappers and top modules for HDL sources☆35Updated this week
- Digital Hardware Modelling using VHDL, Verilog, SystemVerilog, SystemC, HLS(C++, OpenCL)☆66Updated 5 months ago
- A barebones 64-bit RISC-V micro-controller class CPU, implementing the I(nteger), M(ul/div), C(ompressed) and K(ryptography) extensions.☆45Updated 3 years ago
- Demo SoC for SiliconCompiler.☆60Updated 2 months ago
- For contributions of Chisel IP to the chisel community.☆64Updated 9 months ago
- FGPU is a soft GPU-like architecture for FPGAs. It is described in VHDL, fully customizable, and can be programmed using OpenCL.☆59Updated 7 months ago
- DUTH RISC-V Superscalar Microprocessor☆31Updated 9 months ago
- Backup: Library implementing a C TLM-2 style to bridge C models to SystemC TLM-2.0 (C++) from GreenSocs (https://git.greensocs.com/tlm/tl…☆18Updated 7 years ago
- ☆73Updated last week
- RISC-V Nox core☆66Updated 3 weeks ago
- CHIPKIT: An agile, reusable open-source framework for rapid test chip development☆41Updated 5 years ago
- The PULP RI5CY core modified for Verilator modeling and as a GDB server.☆24Updated 6 years ago
- The ParaNut Processor - Highly Parallel and More Than Just a CPU Core☆36Updated 2 years ago
- Multiply-Accumulate and Rectified-Linear Accelerator for Neural Networks☆90Updated 6 years ago
- VM-HDL Co-Simulation for Servers with PCIe-Connected FPGAs☆48Updated 4 years ago
- ☆27Updated 5 months ago
- ☆26Updated 4 years ago
- OmniXtend cache coherence protocol☆82Updated 2 months ago
- ⛔ DEPRECATED ⛔ RISC-V manycore accelerator for HERO, bigPULP hardware platform☆51Updated 3 years ago
- A minimal-area RISC-V core with a scalable data path to 1, 2, 4, or 8 bits and manifold variants.☆104Updated this week
- Create fast and efficient standard cell based adders, multipliers and multiply-adders.☆115Updated last year