Rockdoor / systemverilogView external linksLinks
SystemVerilog extension for Visual Studio Code
☆13Dec 18, 2018Updated 7 years ago
Alternatives and similar repositories for systemverilog
Users that are interested in systemverilog are comparing it to the libraries listed below
Sorting:
- iverilog extension for Visual Studio Code to satisfy the needs for an easy testbench runner. Includes builtin GTKWave support.☆11Mar 4, 2023Updated 2 years ago
- [deprecated]use mshr-h/vscode-verilog-hdl-support☆24Nov 3, 2018Updated 7 years ago
- SystemVerilog stuff and stuff.☆12Jun 2, 2016Updated 9 years ago
- Visual Studio Code extension that provides fast and easy way to peek other forms of a hexadecimal value.☆16Feb 9, 2023Updated 3 years ago
- ☆21Jan 18, 2024Updated 2 years ago
- Beautify SystemVerilog code in VSCode through Verible☆21Nov 17, 2025Updated 2 months ago
- SystemVerilog Design Patterns☆26Mar 11, 2015Updated 10 years ago
- Support code for DVCon 2021 paper submission☆12Mar 1, 2021Updated 4 years ago
- Value Change Dump (VCD) parser☆38Jan 9, 2026Updated last month
- Render waveforms inside VSCode with WaveDrom☆38Jan 12, 2026Updated last month
- A simple program to convert gdsII files to vector output formats. Currently used to create laser-cut models of standard cells.☆12May 30, 2023Updated 2 years ago
- 🆚 VSCode extension for custom status bar buttons. Buttons are used to execute custom commands in Terminals or to emulate short-cuts. The…☆14Jun 23, 2022Updated 3 years ago
- arduino和oled显示声音频谱☆12Jan 20, 2022Updated 4 years ago
- UVM clock agent which frequency, duty cycle can be configured, clock slow and gating function are also available☆10Aug 24, 2020Updated 5 years ago
- Notepad++ plugins - Open File In Solution (OFIS), Tortoise SVN, Solution Tools, SolutionHub and SolutionHub UI☆15Jun 1, 2022Updated 3 years ago
- Support for automatic address map generation and address decoding logic for Wishbone connected hierachical systems☆12Updated this week
- Trying to verify Verilog/VHDL designs with formal methods and tools☆43Mar 7, 2024Updated last year
- SystemVerilog Development Environment☆54Sep 9, 2021Updated 4 years ago
- SystemVerilog for ASIC/FPGA Design & Simulation, with Synopsys Tool Flow☆52Apr 9, 2025Updated 10 months ago
- ☆11Jan 2, 2020Updated 6 years ago
- Creates a .SVG symbol from a VHDL entity. Colors and some other properties can be adjusted.☆12Jun 30, 2023Updated 2 years ago
- GHDL C extensions☆11Feb 20, 2020Updated 5 years ago
- Sphinx extension for visual documentation of hardware written in HWT☆11Nov 12, 2025Updated 3 months ago
- 此仓库用于存放 eide 的相关二进制资源（注意：该仓库仅作为 eide 的下载站点，仅储存 zip, 7z 压缩包，且会定时清理 commit 记录，不必 clone 该仓库）☆11Jul 29, 2025Updated 6 months ago
- Provides an RPC interface to automate VSCode from other processes☆11May 29, 2021Updated 4 years ago
- Visual Studio Extension that highlights multiple custom words in all open files.☆10Mar 10, 2020Updated 5 years ago
- Convert tag files (ctags, gccxml, etc) to databases (sqlite, mysql, etc)☆13Mar 30, 2015Updated 10 years ago
- VS Code extension that handles .hex format☆12Jun 22, 2018Updated 7 years ago
- Source Navigator NG is based upon RedHat's Source Navigator. Source Navigator is a source code analysis tool. With it, you can edit your …☆12Feb 6, 2013Updated 13 years ago
- SystemVerilog examples for a digital design course☆13Mar 30, 2021Updated 4 years ago
- 使用 VSCode 舒适地开发 Verilog☆36Aug 11, 2020Updated 5 years ago
- Sublime Text 非官方中文语言包☆10Dec 15, 2025Updated last month
- Cross platform TFTP client desktop application, uses Avalonia as the UI framework☆14Dec 24, 2025Updated last month
- keil工程转为vc工程☆13Aug 18, 2017Updated 8 years ago
- Adds Switch's UI sounds to your keyboard presses.☆11Jun 23, 2022Updated 3 years ago
- UWP App For ITHome (WinUI 2.8)☆10Oct 3, 2022Updated 3 years ago
- CMSIS SVD editor☆14Mar 14, 2020Updated 5 years ago
- Designing means to communicate as an SPI master, being a part of AXI interface☆19Sep 14, 2023Updated 2 years ago
- LicenseChecker - Checking the legality of the programs used☆12Jun 25, 2022Updated 3 years ago