Render waveforms inside VSCode with WaveDrom
☆40May 25, 2026Updated last month
Alternatives and similar repositories for waveform-render-vscode
Users that are interested in waveform-render-vscode are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Beautify SystemVerilog code in VSCode through Verible☆22Updated this week
- IEEE Std 1800™-2012: IEEE Standard for SystemVerilog -- Unified Hardware Design, Specification, and Verification Language syntax definiti…☆34Nov 6, 2024Updated last year
- Loam system models☆16Dec 30, 2019Updated 6 years ago
- SystemVerilog language server client for Visual Studio Code☆23Dec 30, 2022Updated 3 years ago
- Python scripts that help generating custom Sigasi Project and Libary configuration files☆18Feb 27, 2024Updated 2 years ago
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- SystemVerilog support in VS Code☆154Jun 10, 2026Updated 3 weeks ago
- [deprecated]use mshr-h/vscode-verilog-hdl-support☆24Nov 3, 2018Updated 7 years ago
- ☆16Jun 23, 2026Updated last week
- ☆21Jan 18, 2024Updated 2 years ago
- GHDL C extensions☆12Feb 20, 2020Updated 6 years ago
- ☆12Nov 18, 2025Updated 7 months ago
- D3.js and ELK based schematic visualizer☆120May 13, 2026Updated last month
- Projects published on controlpaths.com and hackster.io☆42Jul 18, 2022Updated 3 years ago
- 10G Ethernet MAC implementation☆23Jul 13, 2020Updated 5 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- ☆13Aug 22, 2022Updated 3 years ago
- iverilog extension for Visual Studio Code to satisfy the needs for an easy testbench runner. Includes builtin GTKWave support.☆11Mar 4, 2023Updated 3 years ago
- RISC-V OpenWrt Port☆17Oct 30, 2018Updated 7 years ago
- FuseSoc Verification Automation☆22Jul 21, 2022Updated 3 years ago
- Web-based HDL diagramming tool☆83May 1, 2023Updated 3 years ago
- A basic documentation generator for Verilog, similar to Doxygen.☆13Aug 5, 2016Updated 9 years ago
- AHB Bus lite v3.0☆17Aug 7, 2019Updated 6 years ago
- 🔍 Zoomable Waveform viewer for the Web☆43Nov 3, 2020Updated 5 years ago
- 🕒 Static Timing Analysis diagram renderer☆13Dec 13, 2023Updated 2 years ago
- Open source password manager - Proton Pass • AdSecurely store, share, and autofill your credentials with Proton Pass, the end-to-end encrypted password manager trusted by millions.
- Program to scan for malicious FPGA designs.☆17Mar 20, 2021Updated 5 years ago
- SystemVerilog extension for Visual Studio Code☆14Dec 18, 2018Updated 7 years ago
- Specification of the Wishbone SoC Interconnect Architecture☆54Jun 5, 2022Updated 4 years ago
- Visual Studio Code extension that provides fast and easy way to peek other forms of a hexadecimal value.☆17Feb 9, 2023Updated 3 years ago
- An implementation of WaveDrom which outputs TikZ for use in LaTeX documents.☆47Dec 5, 2021Updated 4 years ago
- A curated list of awesome resources for HDL design and verification☆174Updated this week
- Lib(X)SVF - A library for implementing SVF and XSVF JTAG players, forked from http://svn.clifford.at/libxsvf/☆27Mar 21, 2014Updated 12 years ago
- Verilog Language Extension for Visual Studio☆20Updated this week
- Python library for operations with VCD and other digital wave files☆55May 19, 2026Updated last month
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- MATLAB/Octave generator of Hamming ECC coding. Output format is Verilog HDL.☆12Dec 27, 2022Updated 3 years ago
- VHDL and Verilog/SV IDE: state machine viewer, linter, documentation, snippets... and more!☆718Dec 14, 2025Updated 6 months ago
- HDL symbol generator☆204Feb 2, 2023Updated 3 years ago
- Flappy Bird core for MiSTer, MiST, DeMiSTify, Pocket, Xilinx, GoWin, ...☆21Aug 4, 2023Updated 2 years ago
- yet another eRuby implementation, based on Erubis☆28Sep 18, 2016Updated 9 years ago
- Helper of yaml file generation from single master yaml file.☆10Mar 17, 2020Updated 6 years ago
- SystemVerilog language server☆581Updated this week