Render waveforms inside VSCode with WaveDrom
☆41Sep 13, 2026Updated last week
Alternatives and similar repositories for waveform-render-vscode
Users that are interested in waveform-render-vscode are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Beautify SystemVerilog code in VSCode through Verible☆22Sep 13, 2026Updated last week
- IEEE Std 1800™-2012: IEEE Standard for SystemVerilog -- Unified Hardware Design, Specification, and Verification Language syntax definiti…☆34Nov 6, 2024Updated last year
- Loam system models☆16Dec 30, 2019Updated 6 years ago
- SystemVerilog language server client for Visual Studio Code☆23Dec 30, 2022Updated 3 years ago
- Python scripts that help generating custom Sigasi Project and Libary configuration files☆18Feb 27, 2024Updated 2 years ago
- Simple, predictable pricing with DigitalOcean hosting • AdAlways know what you'll pay with monthly caps and flat pricing. Enterprise-grade infrastructure trusted by 600k+ customers.
- SystemVerilog support in VS Code☆156Sep 13, 2026Updated last week
- [deprecated]use mshr-h/vscode-verilog-hdl-support☆24Nov 3, 2018Updated 7 years ago
- ☆16Aug 23, 2026Updated 3 weeks ago
- 👾 Design ∪ Hardware☆79Updated this week
- ☆21Jan 18, 2024Updated 2 years ago
- ☆13Nov 18, 2025Updated 10 months ago
- D3.js and ELK based schematic visualizer☆122May 13, 2026Updated 4 months ago
- RISC-V OpenWrt Port☆17Oct 30, 2018Updated 7 years ago
- Projects published on controlpaths.com and hackster.io☆42Jul 18, 2022Updated 4 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- 10G Ethernet MAC implementation☆25Jul 13, 2020Updated 6 years ago
- iverilog extension for Visual Studio Code to satisfy the needs for an easy testbench runner. Includes builtin GTKWave support.☆11Mar 4, 2023Updated 3 years ago
- ☆13Aug 22, 2022Updated 4 years ago
- FuseSoc Verification Automation☆22Jul 21, 2022Updated 4 years ago
- Web-based HDL diagramming tool☆87May 1, 2023Updated 3 years ago
- AHB Bus lite v3.0☆17Aug 7, 2019Updated 7 years ago
- 🔍 Zoomable Waveform viewer for the Web☆43Nov 3, 2020Updated 5 years ago
- A basic documentation generator for Verilog, similar to Doxygen.☆13Aug 5, 2016Updated 10 years ago
- Program to scan for malicious FPGA designs.☆17Mar 20, 2021Updated 5 years ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- 🕒 Static Timing Analysis diagram renderer☆13Dec 13, 2023Updated 2 years ago
- SystemVerilog extension for Visual Studio Code☆14Dec 18, 2018Updated 7 years ago
- Specification of the Wishbone SoC Interconnect Architecture☆54Jun 5, 2022Updated 4 years ago
- An implementation of WaveDrom which outputs TikZ for use in LaTeX documents.☆47Dec 5, 2021Updated 4 years ago
- CBM 1551 paddle replacement / mass storage using an SD card interfacing with the Commodore C16/116/Plus4 simulating a TCBM bus 1551 disk …☆17Jun 18, 2026Updated 3 months ago
- A curated list of awesome resources for HDL design and verification☆177Updated this week
- Cross EDA Abstraction and Automation☆43Updated this week
- Python library for operations with VCD and other digital wave files☆55May 19, 2026Updated 4 months ago
- Source code and resources to the 1995 3DO title Star Fighter☆17Apr 25, 2024Updated 2 years ago
- Open source password manager - Proton Pass • AdSecurely store, share, and autofill your credentials with Proton Pass, the end-to-end encrypted password manager trusted by millions.
- VHDL and Verilog/SV IDE: state machine viewer, linter, documentation, snippets... and more!☆739Updated this week
- HTML & Js based VCD viewer☆84Feb 16, 2026Updated 7 months ago
- ☆16Feb 10, 2022Updated 4 years ago
- Helper of yaml file generation from single master yaml file.☆10Mar 17, 2020Updated 6 years ago
- HDL symbol generator☆206Feb 2, 2023Updated 3 years ago
- Flappy Bird core for MiSTer, MiST, DeMiSTify, Pocket, Xilinx, GoWin, ...☆21Aug 4, 2023Updated 3 years ago
- SystemVerilog language server☆585Sep 14, 2026Updated last week