Render waveforms inside VSCode with WaveDrom
☆38Jan 12, 2026Updated last month
Alternatives and similar repositories for waveform-render-vscode
Users that are interested in waveform-render-vscode are comparing it to the libraries listed below
Sorting:
- IEEE Std 1800™-2012: IEEE Standard for SystemVerilog -- Unified Hardware Design, Specification, and Verification Language syntax definiti…☆33Nov 6, 2024Updated last year
- SystemVerilog language server client for Visual Studio Code☆23Dec 30, 2022Updated 3 years ago
- ☆21Jan 18, 2024Updated 2 years ago
- Beautify SystemVerilog code in VSCode through Verible☆21Nov 17, 2025Updated 3 months ago
- GHDL C extensions☆11Feb 20, 2020Updated 6 years ago
- SystemVerilog support in VS Code☆149Feb 18, 2025Updated last year
- iverilog extension for Visual Studio Code to satisfy the needs for an easy testbench runner. Includes builtin GTKWave support.☆11Mar 4, 2023Updated 2 years ago
- SystemVerilog extension for Visual Studio Code☆13Dec 18, 2018Updated 7 years ago
- Loam system models☆16Dec 30, 2019Updated 6 years ago
- 🕒 Static Timing Analysis diagram renderer☆13Dec 13, 2023Updated 2 years ago
- ☆13Aug 22, 2022Updated 3 years ago
- D3.js and ELK based schematic visualizer☆115Feb 27, 2024Updated 2 years ago
- Python scripts that help generating custom Sigasi Project and Libary configuration files☆19Feb 27, 2024Updated 2 years ago
- A tree sitter grammar for json5☆20Nov 21, 2025Updated 3 months ago
- ☆17Apr 20, 2023Updated 2 years ago
- Web-based HDL diagramming tool☆83May 1, 2023Updated 2 years ago
- An implementation of WaveDrom which outputs TikZ for use in LaTeX documents.☆46Dec 5, 2021Updated 4 years ago
- Prebuilt WASM binaries for tree-sitter's language parsers.☆18Dec 5, 2022Updated 3 years ago
- Visual Studio Code extension that provides fast and easy way to peek other forms of a hexadecimal value.☆17Feb 9, 2023Updated 3 years ago
- 🔍 Zoomable Waveform viewer for the Web☆43Nov 3, 2020Updated 5 years ago
- Specification of the Wishbone SoC Interconnect Architecture☆52Jun 5, 2022Updated 3 years ago
- ☆16Feb 10, 2022Updated 4 years ago
- Syntax highlighting for various PCB (Printed Circuit Board) formats.☆20Feb 10, 2022Updated 4 years ago
- Lib(X)SVF - A library for implementing SVF and XSVF JTAG players, forked from http://svn.clifford.at/libxsvf/☆24Mar 21, 2014Updated 11 years ago
- Intel Compiler for SystemC☆29Jun 1, 2023Updated 2 years ago
- A curated list of awesome resources for HDL design and verification☆169Updated this week
- Components for State Machines, using Generator Functions☆34Jan 1, 2023Updated 3 years ago
- HTML & Js based VCD viewer☆71Feb 16, 2026Updated 2 weeks ago
- [deprecated]use mshr-h/vscode-verilog-hdl-support☆24Nov 3, 2018Updated 7 years ago
- 🔁 elastic circuit toolchain☆32Dec 2, 2024Updated last year
- impulse is an event and waveform visualization and analysis workbench (simulation, traces, logs) which helps engineers to comfortably und…☆29Dec 1, 2025Updated 3 months ago
- Universal Verification Methodology (UVM) base libraries, with edits for Verilator☆29Oct 12, 2025Updated 4 months ago
- D3.js based wave (signal) visualizer☆67Aug 19, 2025Updated 6 months ago
- ESI is an FPGA connectivity system. It uses typed, latency-insensitive on-chip connections between ESI-enabled modules. It also bridges o…☆35Sep 30, 2020Updated 5 years ago
- HDL symbol generator☆202Feb 2, 2023Updated 3 years ago
- Cross EDA Abstraction and Automation☆41Nov 17, 2025Updated 3 months ago
- VHDL and Verilog/SV IDE: state machine viewer, linter, documentation, snippets... and more!☆694Dec 14, 2025Updated 2 months ago
- SystemVerilog FSM generator☆35May 5, 2024Updated last year
- Hardware generator debugger☆77Feb 12, 2024Updated 2 years ago