Render waveforms inside VSCode with WaveDrom
☆39May 7, 2026Updated 2 weeks ago
Alternatives and similar repositories for waveform-render-vscode
Users that are interested in waveform-render-vscode are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Beautify SystemVerilog code in VSCode through Verible☆23Apr 15, 2026Updated last month
- IEEE Std 1800™-2012: IEEE Standard for SystemVerilog -- Unified Hardware Design, Specification, and Verification Language syntax definiti…☆34Nov 6, 2024Updated last year
- Loam system models☆16Dec 30, 2019Updated 6 years ago
- SystemVerilog language server client for Visual Studio Code☆23Dec 30, 2022Updated 3 years ago
- Python scripts that help generating custom Sigasi Project and Libary configuration files☆18Feb 27, 2024Updated 2 years ago
- Deploy open-source AI quickly and easily - Special Bonus Offer • AdRunpod Hub is built for open source. One-click deployment and autoscaling endpoints without provisioning your own infrastructure.
- SystemVerilog support in VS Code☆153Feb 18, 2025Updated last year
- [deprecated]use mshr-h/vscode-verilog-hdl-support☆24Nov 3, 2018Updated 7 years ago
- ☆16Nov 30, 2025Updated 5 months ago
- ☆20Jan 18, 2024Updated 2 years ago
- GHDL C extensions☆12Feb 20, 2020Updated 6 years ago
- ☆12Nov 18, 2025Updated 6 months ago
- D3.js and ELK based schematic visualizer☆119May 13, 2026Updated last week
- Projects published on controlpaths.com and hackster.io☆42Jul 18, 2022Updated 3 years ago
- 10G Ethernet MAC implementation☆23Jul 13, 2020Updated 5 years ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- ☆13Aug 22, 2022Updated 3 years ago
- iverilog extension for Visual Studio Code to satisfy the needs for an easy testbench runner. Includes builtin GTKWave support.☆11Mar 4, 2023Updated 3 years ago
- RISC-V OpenWrt Port☆17Oct 30, 2018Updated 7 years ago
- FuseSoc Verification Automation☆22Jul 21, 2022Updated 3 years ago
- Web-based HDL diagramming tool☆83May 1, 2023Updated 3 years ago
- Set of 14 × 14 px monochrome CC BY map icons☆23May 12, 2026Updated last week
- A basic documentation generator for Verilog, similar to Doxygen.☆13Aug 5, 2016Updated 9 years ago
- AHB Bus lite v3.0☆17Aug 7, 2019Updated 6 years ago
- 🔍 Zoomable Waveform viewer for the Web☆43Nov 3, 2020Updated 5 years ago
- Proton VPN Special Offer - Get 70% off • AdSpecial partner offer. Trusted by over 100 million users worldwide. Tested, Approved and Recommended by Experts.
- 🕒 Static Timing Analysis diagram renderer☆13Dec 13, 2023Updated 2 years ago
- Program to scan for malicious FPGA designs.☆17Mar 20, 2021Updated 5 years ago
- SystemVerilog extension for Visual Studio Code☆14Dec 18, 2018Updated 7 years ago
- Specification of the Wishbone SoC Interconnect Architecture☆52Jun 5, 2022Updated 3 years ago
- Visual Studio Code extension that provides fast and easy way to peek other forms of a hexadecimal value.☆17Feb 9, 2023Updated 3 years ago
- An implementation of WaveDrom which outputs TikZ for use in LaTeX documents.☆47Dec 5, 2021Updated 4 years ago
- A curated list of awesome resources for HDL design and verification☆173May 15, 2026Updated last week
- Verilog Language Extension for Visual Studio☆20Jan 14, 2026Updated 4 months ago
- Syntax highlighting for various PCB (Printed Circuit Board) formats.☆21Feb 10, 2022Updated 4 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- Python library for operations with VCD and other digital wave files☆55Updated this week
- MATLAB/Octave generator of Hamming ECC coding. Output format is Verilog HDL.☆12Dec 27, 2022Updated 3 years ago
- VHDL and Verilog/SV IDE: state machine viewer, linter, documentation, snippets... and more!☆712Dec 14, 2025Updated 5 months ago
- HDL symbol generator☆202Feb 2, 2023Updated 3 years ago
- Flappy Bird core for MiSTer, MiST, DeMiSTify, Pocket, Xilinx, GoWin, ...☆21Aug 4, 2023Updated 2 years ago
- A git subcommand to apply skeleton repository continuously☆15Updated this week
- SystemVerilog language server☆575Apr 2, 2026Updated last month