Render waveforms inside VSCode with WaveDrom
☆38Feb 28, 2026Updated 3 weeks ago
Alternatives and similar repositories for waveform-render-vscode
Users that are interested in waveform-render-vscode are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- IEEE Std 1800™-2012: IEEE Standard for SystemVerilog -- Unified Hardware Design, Specification, and Verification Language syntax definiti…☆33Nov 6, 2024Updated last year
- Loam system models☆16Dec 30, 2019Updated 6 years ago
- Python scripts that help generating custom Sigasi Project and Libary configuration files☆18Feb 27, 2024Updated 2 years ago
- SystemVerilog support in VS Code☆150Feb 18, 2025Updated last year
- [deprecated]use mshr-h/vscode-verilog-hdl-support☆24Nov 3, 2018Updated 7 years ago
- ☆21Jan 18, 2024Updated 2 years ago
- GHDL C extensions☆11Feb 20, 2020Updated 6 years ago
- ☆12Nov 18, 2025Updated 4 months ago
- D3.js and ELK based schematic visualizer☆116Feb 27, 2024Updated 2 years ago
- Projects published on controlpaths.com and hackster.io☆42Jul 18, 2022Updated 3 years ago
- 10G Ethernet MAC implementation☆23Jul 13, 2020Updated 5 years ago
- ☆13Aug 22, 2022Updated 3 years ago
- iverilog extension for Visual Studio Code to satisfy the needs for an easy testbench runner. Includes builtin GTKWave support.☆11Mar 4, 2023Updated 3 years ago
- FuseSoc Verification Automation☆22Jul 21, 2022Updated 3 years ago
- Web-based HDL diagramming tool☆83May 1, 2023Updated 2 years ago
- A basic documentation generator for Verilog, similar to Doxygen.☆13Aug 5, 2016Updated 9 years ago
- Set of 14 × 14 px monochrome CC BY map icons☆18Mar 16, 2026Updated last week
- 🔍 Zoomable Waveform viewer for the Web☆43Nov 3, 2020Updated 5 years ago
- 🕒 Static Timing Analysis diagram renderer☆13Dec 13, 2023Updated 2 years ago
- SystemVerilog extension for Visual Studio Code☆14Dec 18, 2018Updated 7 years ago
- Specification of the Wishbone SoC Interconnect Architecture☆52Jun 5, 2022Updated 3 years ago
- An implementation of WaveDrom which outputs TikZ for use in LaTeX documents.☆46Dec 5, 2021Updated 4 years ago
- A curated list of awesome resources for HDL design and verification☆170Updated this week
- Verilog Language Extension for Visual Studio☆20Jan 14, 2026Updated 2 months ago
- Syntax highlighting for various PCB (Printed Circuit Board) formats.☆20Feb 10, 2022Updated 4 years ago
- MATLAB/Octave generator of Hamming ECC coding. Output format is Verilog HDL.☆12Dec 27, 2022Updated 3 years ago
- HDL symbol generator☆201Feb 2, 2023Updated 3 years ago
- VHDL and Verilog/SV IDE: state machine viewer, linter, documentation, snippets... and more!☆702Dec 14, 2025Updated 3 months ago
- yet another eRuby implementation, based on Erubis☆27Sep 18, 2016Updated 9 years ago
- HTML & Js based VCD viewer☆73Feb 16, 2026Updated last month
- SystemVerilog language server☆564Mar 9, 2026Updated 2 weeks ago
- Helper of yaml file generation from single master yaml file.☆10Mar 17, 2020Updated 6 years ago
- Cross EDA Abstraction and Automation☆41Nov 17, 2025Updated 4 months ago
- ☆17Apr 20, 2023Updated 2 years ago
- mantle library☆44Dec 20, 2022Updated 3 years ago
- An introductory course on 5G standards which aims to provide hand-on knowledge on 5G system design and 5G-NR 3GPP standards using 5G Tool…☆23May 12, 2024Updated last year
- Visual Studio Code extension for searching selected or word under cursor in devdocs.io☆16May 17, 2023Updated 2 years ago
- impulse is an event and waveform visualization and analysis workbench (simulation, traces, logs) which helps engineers to comfortably und…☆29Dec 1, 2025Updated 3 months ago
- Store the openwifi FPGA img (.xsa .ltx) and the related git info☆16Aug 6, 2025Updated 7 months ago