Render waveforms inside VSCode with WaveDrom
☆40May 25, 2026Updated 3 months ago
Alternatives and similar repositories for waveform-render-vscode
Users that are interested in waveform-render-vscode are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Beautify SystemVerilog code in VSCode through Verible☆22Aug 12, 2026Updated 3 weeks ago
- IEEE Std 1800™-2012: IEEE Standard for SystemVerilog -- Unified Hardware Design, Specification, and Verification Language syntax definiti…☆34Nov 6, 2024Updated last year
- Loam system models☆16Dec 30, 2019Updated 6 years ago
- SystemVerilog language server client for Visual Studio Code☆23Dec 30, 2022Updated 3 years ago
- Python scripts that help generating custom Sigasi Project and Libary configuration files☆18Feb 27, 2024Updated 2 years ago
- Deploy open-source AI quickly and easily - Special Bonus Offer • AdRunpod Hub is built for open source. One-click deployment and autoscaling endpoints without provisioning your own infrastructure.
- SystemVerilog support in VS Code☆156Aug 11, 2026Updated 3 weeks ago
- [deprecated]use mshr-h/vscode-verilog-hdl-support☆24Nov 3, 2018Updated 7 years ago
- ☆16Aug 23, 2026Updated last week
- 👾 Design ∪ Hardware☆79Jul 1, 2026Updated 2 months ago
- ☆21Jan 18, 2024Updated 2 years ago
- GHDL C extensions☆12Feb 20, 2020Updated 6 years ago
- ☆13Nov 18, 2025Updated 9 months ago
- D3.js and ELK based schematic visualizer☆122May 13, 2026Updated 3 months ago
- RISC-V OpenWrt Port☆17Oct 30, 2018Updated 7 years ago
- Serverless GPU API endpoints on Runpod - Get Bonus Credits • AdSkip the infrastructure headaches. Auto-scaling, pay-as-you-go, no-ops approach lets you focus on innovating your application.
- Projects published on controlpaths.com and hackster.io☆42Jul 18, 2022Updated 4 years ago
- 10G Ethernet MAC implementation☆25Jul 13, 2020Updated 6 years ago
- iverilog extension for Visual Studio Code to satisfy the needs for an easy testbench runner. Includes builtin GTKWave support.☆11Mar 4, 2023Updated 3 years ago
- ☆13Aug 22, 2022Updated 4 years ago
- FuseSoc Verification Automation☆22Jul 21, 2022Updated 4 years ago
- Web-based HDL diagramming tool☆86May 1, 2023Updated 3 years ago
- 🔍 Zoomable Waveform viewer for the Web☆43Nov 3, 2020Updated 5 years ago
- A basic documentation generator for Verilog, similar to Doxygen.☆13Aug 5, 2016Updated 10 years ago
- Program to scan for malicious FPGA designs.☆17Mar 20, 2021Updated 5 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- 🕒 Static Timing Analysis diagram renderer☆13Dec 13, 2023Updated 2 years ago
- SystemVerilog extension for Visual Studio Code☆14Dec 18, 2018Updated 7 years ago
- Specification of the Wishbone SoC Interconnect Architecture☆54Jun 5, 2022Updated 4 years ago
- Visual Studio Code extension that provides fast and easy way to peek other forms of a hexadecimal value.☆17Feb 9, 2023Updated 3 years ago
- An implementation of WaveDrom which outputs TikZ for use in LaTeX documents.☆47Dec 5, 2021Updated 4 years ago
- A curated list of awesome resources for HDL design and verification☆176Updated this week
- Cross EDA Abstraction and Automation☆42Aug 12, 2026Updated 3 weeks ago
- Python library for operations with VCD and other digital wave files☆55May 19, 2026Updated 3 months ago
- VHDL and Verilog/SV IDE: state machine viewer, linter, documentation, snippets... and more!☆739Aug 7, 2026Updated 3 weeks ago
- Bare Metal GPUs on DigitalOcean Gradient AI • AdPurpose-built for serious AI teams training foundational models, running large-scale inference, and pushing the boundaries of what's possible.
- HTML & Js based VCD viewer☆85Feb 16, 2026Updated 6 months ago
- ☆16Feb 10, 2022Updated 4 years ago
- Helper of yaml file generation from single master yaml file.☆10Mar 17, 2020Updated 6 years ago
- HDL symbol generator☆205Feb 2, 2023Updated 3 years ago
- Flappy Bird core for MiSTer, MiST, DeMiSTify, Pocket, Xilinx, GoWin, ...☆21Aug 4, 2023Updated 3 years ago
- Verilog Language Extension for Visual Studio☆20Aug 10, 2026Updated 3 weeks ago
- SystemVerilog language server☆584Aug 25, 2026Updated last week