jkiv / shapool-core
FPGA core for SHA256d mining targeting Lattice iCE40 devices.
☆20Updated 3 years ago
Alternatives and similar repositories for shapool-core:
Users that are interested in shapool-core are comparing it to the libraries listed below
- quake for k210☆46Updated 5 years ago
- DE0 Nano port of fpgaminer - this is based on https://github.com/progranism/Open-Source-FPGA-Bitcoin-Miner☆90Updated 10 years ago
- Example code in Verilog for the Blackice II FPGA☆27Updated 5 years ago
- PMOD boards for ULX3S☆42Updated last year
- ☆36Updated 9 years ago
- A basic HyperRAM controller for Lattice iCE40 Ultraplus FPGAs☆61Updated 6 years ago
- MicroPython - legacy branch contain old experiments, and experimental for new work☆33Updated 3 years ago
- ICE40 FPGA Cape for Beaglebone☆50Updated 4 years ago
- YARI is a high performance open source FPGA soft-core RISC implementation, binary compatible with MIPS I. The distribution package includ…☆44Updated 2 months ago
- SpinalHDL code to drive a 64*64 pixel HUB75E module with an ICE40☆29Updated 4 years ago
- iCE40HX8K development board with SRAM and bus for fast ADC, DAC, IOs☆34Updated 3 months ago
- Efficient implementations of the transcendental functions☆27Updated 8 years ago
- FPGA 8-Bit TV80 SoC for Lattice iCE40 with complete open-source toolchain flow using yosys and SDCC☆58Updated 2 years ago
- shdl6800: A 6800 processor written in SpinalHDL☆26Updated 5 years ago
- Design to connect Lattice Ultraplus FPGA to LH154Q01 Display☆28Updated 6 years ago
- DVI PMOD adapter (HDMI connector)☆28Updated 4 years ago
- A PicoRV32 SoC for the TinyFPGA BX with peripherals designed for building games☆22Updated 6 years ago
- This repository contains software for BeagleWire. It is a realization of my project for GSOC-2017☆46Updated 6 years ago
- Minimal microprocessor☆20Updated 7 years ago
- The CAT Board is a Raspberry Pi HAT with a Lattice iCE40HX FPGA.☆61Updated 11 months ago
- ICE40 8K FPGA / STM32F4 development system☆61Updated 7 years ago
- A repository for a random collection of stuff pertaining to reverse engineering the Pano Logic G2 "zero" client☆34Updated 6 years ago
- A reimplementation of a tiny stack CPU☆81Updated last year
- A user-expandable micro-computer system that runs on an FPGA development board and includes the FORTH software language. The system is cu…☆27Updated 2 months ago
- Example Verilog code for Ulx3s☆40Updated 2 years ago
- Apio examples☆34Updated last week
- Port of Arduino environment for Freedom E 300 Dev Kit & HiFive Board☆31Updated 5 years ago
- FPGA assembler! Create bare-metal FPGA designs without Verilog or VHDL (Not to self: use Lisp next time)☆53Updated 3 years ago
- Development board for Lattice Crosslink-NX 72QFN☆28Updated 4 years ago
- There are many RISC V projects on iCE40. This one is mine.☆14Updated 4 years ago