mattvenn / wishbone_buttons_leds
simple wishbone client to read buttons and write leds
☆17Updated last year
Alternatives and similar repositories for wishbone_buttons_leds:
Users that are interested in wishbone_buttons_leds are comparing it to the libraries listed below
- CologneChip GateMate FPGA Module: GMM-7550☆21Updated last year
- Mini CPU design with JTAG UART support☆20Updated 3 years ago
- Demo of how to use https://github.com/openXC7 tools (yosys+nextpnr-xilinx) to implement the HW side of a custom SoC with RISC-V CPU & our…☆25Updated 2 months ago
- Example Verilog code for Ulx3s☆40Updated 2 years ago
- Quickly update a bitstream with new RAM contents☆15Updated 3 years ago
- Tool to parse yosys and nextpnr logfiles to then plot LUT, flip-flop and maximum frequency stats as your project progresses.☆20Updated last year
- Experiments with Cologne Chip's GateMate FPGA architecture☆15Updated last year
- Project Peppercorn - GateMate FPGA Bitstream Documentation☆18Updated this week
- Fully featured implementation of Inter-IC (I2C) bus master for FPGAs☆26Updated 4 years ago
- crap-o-scope scope implementation for icestick☆20Updated 6 years ago
- Picorv32 SoC that uses only BRAM, not flash memory☆12Updated 6 years ago
- ☆26Updated 5 years ago
- Cross compile FPGA tools☆22Updated 4 years ago
- Reusable Verilog 2005 components for FPGA designs☆42Updated 2 months ago
- KiCad Library to make it easy to create both host boards and expansion boards and which are compatible with the Digilent "PMOD" specifica…☆38Updated 4 years ago
- Wishbone interconnect utilities☆39Updated 2 months ago
- Development board for GateMateA1 CCGM1A1 FPGA from Cologne Chip with PS2 VGA 64Mbit RAM RP2040☆29Updated 4 months ago
- Use ECP5 JTAG port to interact with user design☆26Updated 3 years ago
- Experimental FPGA project for streaming two MIPI CSI camera streams to an HDMI monitor using a ULX3S FPGA board☆30Updated last year
- Set up your GitHub Actions workflow with a OSS CAD Suite☆16Updated last year
- Standard HyperRAM core for ECP5 written in Litex/Migen☆14Updated 5 years ago
- Simplified environment for litex☆14Updated 4 years ago
- Bit streams forthe Ulx3s ECP5 device☆17Updated 2 years ago
- Programs for the FOMU, DE10NANO and ULX3S FPGA boards, written in Silice https://github.com/sylefeb/Silice☆35Updated last year
- snap package for nextpnr PnR FPGA toolchain for Xilinx 7 series FPGAs, with Spartan7, Artix7, Zynq7 and Kintex7 support☆28Updated 9 months ago
- The ILA allows you to perform in-system debugging of your designs on the GateMate FPGA at runtime. All signals of your design inside the …☆50Updated 3 months ago
- verilog core for ws2812 leds☆32Updated 3 years ago
- IceCore Ice40 HX based modular core☆46Updated 4 years ago
- PLEASE MOVE TO PAWSv2☆17Updated 3 years ago
- A reconfigurable logic circuit made of identical rotatable tiles.☆21Updated 3 years ago