mattvenn / wishbone_buttons_leds
simple wishbone client to read buttons and write leds
☆17Updated last year
Alternatives and similar repositories for wishbone_buttons_leds:
Users that are interested in wishbone_buttons_leds are comparing it to the libraries listed below
- Mini CPU design with JTAG UART support☆19Updated 3 years ago
- CologneChip GateMate FPGA Module: GMM-7550☆20Updated last year
- Example Verilog code for Ulx3s☆40Updated 2 years ago
- Tool to parse yosys and nextpnr logfiles to then plot LUT, flip-flop and maximum frequency stats as your project progresses.☆20Updated last year
- Picorv32 SoC that uses only BRAM, not flash memory☆12Updated 6 years ago
- Programs for the FOMU, DE10NANO and ULX3S FPGA boards, written in Silice https://github.com/sylefeb/Silice☆35Updated last year
- Demo of how to use https://github.com/openXC7 tools (yosys+nextpnr-xilinx) to implement the HW side of a custom SoC with RISC-V CPU & our…☆21Updated 3 months ago
- Set up your GitHub Actions workflow with a OSS CAD Suite☆15Updated 10 months ago
- mystorm sram test☆27Updated 7 years ago
- PCB combining Raspberry Pi Pico and iCE40 FPGA☆32Updated 8 months ago
- Experiments with Cologne Chip's GateMate FPGA architecture☆15Updated last year
- Reusable Verilog 2005 components for FPGA designs☆39Updated last year
- crap-o-scope scope implementation for icestick☆20Updated 6 years ago
- Development board for GateMateA1 CCGM1A1 FPGA from Cologne Chip with PS2 VGA 64Mbit RAM RP2040☆24Updated last month
- Wishbone interconnect utilities☆38Updated 8 months ago
- Cross compile FPGA tools☆22Updated 4 years ago
- Smol 2-stage RISC-V processor in nMigen☆26Updated 3 years ago
- Basic Pong you can extend with rotary, sound, vga generator and autopilot☆11Updated 3 years ago
- Using VexRiscv without installing Scala☆37Updated 3 years ago
- Example designs for the Spartan7 "S7 Mini" FPGA board☆28Updated 5 years ago
- Portable HyperRAM controller☆51Updated last month
- Drop In USB CDC ACM core for iCE40 FPGA☆33Updated 3 years ago
- Fully featured implementation of Inter-IC (I2C) bus master for FPGAs☆24Updated 4 years ago
- IceCore Ice40 HX based modular core☆46Updated 4 years ago
- Müsli USB Pmod-compatible module☆11Updated last year
- PLEASE MOVE TO PAWSv2☆17Updated 2 years ago
- "Designing Video Game Hardware in Verilog" in iCE40HX8K Breakout Board.☆18Updated 5 years ago
- Standard HyperRAM core for ECP5 written in Litex/Migen☆14Updated 5 years ago
- An open source FPGA PCI core & 8250-Compatible PCI UART core☆40Updated 4 years ago
- Use ECP5 JTAG port to interact with user design☆26Updated 3 years ago