mattvenn / wishbone_buttons_ledsLinks
simple wishbone client to read buttons and write leds
☆19Updated last year
Alternatives and similar repositories for wishbone_buttons_leds
Users that are interested in wishbone_buttons_leds are comparing it to the libraries listed below
Sorting:
- Example Verilog code for Ulx3s☆41Updated 3 years ago
- Programs for the FOMU, DE10NANO and ULX3S FPGA boards, written in Silice https://github.com/sylefeb/Silice☆36Updated 2 years ago
- Mini CPU design with JTAG UART support☆20Updated 4 years ago
- CologneChip GateMate FPGA Module: GMM-7550☆22Updated last week
- Portable Verilog RTL interface to S27KL0641DABHI020 64Mbit HyperRAM IC☆91Updated 7 years ago
- A basic HyperRAM controller for Lattice iCE40 Ultraplus FPGAs☆62Updated 6 years ago
- FPGA 8-Bit TV80 SoC for Lattice iCE40 with complete open-source toolchain flow using yosys and SDCC☆58Updated 2 years ago
- Tool to parse yosys and nextpnr logfiles to then plot LUT, flip-flop and maximum frequency stats as your project progresses.☆22Updated last year
- Show the time on a VGA monitor. Submitted for the Google MPW1 ASIC shuttle.☆62Updated 3 years ago
- Retro computing on the Ulx3s ECP5 FPGA board☆24Updated 3 years ago
- ☆27Updated 5 years ago
- crap-o-scope scope implementation for icestick☆20Updated 7 years ago
- Experiments with Cologne Chip's GateMate FPGA architecture☆16Updated last year
- IceCore Ice40 HX based modular core☆46Updated 4 years ago
- Cross compile FPGA tools☆21Updated 4 years ago
- Example designs for the Spartan7 "S7 Mini" FPGA board☆28Updated 6 years ago
- An open source FPGA PCI core & 8250-Compatible PCI UART core☆43Updated 4 years ago
- Generic FPGA SDRAM controller, originally made for AS4C4M16SA☆80Updated 5 years ago
- Bit streams forthe Ulx3s ECP5 device☆17Updated 2 years ago
- Reusable Verilog 2005 components for FPGA designs☆46Updated 7 months ago
- Picorv32 SoC that uses only BRAM, not flash memory☆13Updated 6 years ago
- Set up your GitHub Actions workflow with a OSS CAD Suite☆16Updated last year
- Portable HyperRAM controller☆59Updated 9 months ago
- NES FPGA implementation synthesized for the ulx3s ecp5 based fpga board☆38Updated 3 years ago
- Wishbone interconnect utilities☆41Updated 7 months ago
- DDR3 controller for Tang Primer 20K (Gowin GW2A-18C fpga). DDR3-800 speed and low latency.☆59Updated 2 years ago
- RISC-V RV32E core designed for minimal area☆21Updated 10 months ago
- Demo of how to use https://github.com/openXC7 tools (yosys+nextpnr-xilinx) to implement the HW side of a custom SoC with RISC-V CPU & our…☆29Updated 7 months ago
- Drop In USB CDC ACM core for iCE40 FPGA☆35Updated 4 years ago
- Gateware / Firmware / BuildRoot to run linux on iCE40 / iCEBreaker☆102Updated 2 years ago