《UVM实战》书本源代码和UVM 1.1d源码及Doc
☆42Mar 7, 2021Updated 5 years ago
Alternatives and similar repositories for UVMInPracticesByZhangQiang
Users that are interested in UVMInPracticesByZhangQiang are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- UVM实战随书源码☆62Jan 22, 2019Updated 7 years ago
- AXI4 with a FIFO integrated with VIP☆24Feb 29, 2024Updated 2 years ago
- IC设计中的一些经典书籍☆13Jul 28, 2020Updated 5 years ago
- 2022 年毕昇杯 萝杨空队 参赛项目☆16Oct 7, 2023Updated 2 years ago
- Contains the code examples from The UVM Primer Book sorted by chapters.☆622Dec 24, 2021Updated 4 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Mirror of william_william/uvm-mcdf on Gitee☆33Nov 30, 2022Updated 3 years ago
- ☆12Mar 9, 2018Updated 8 years ago
- Command-line script to access global proxy via PKU VPN☆18May 1, 2025Updated last year
- AXI4 and AXI4-Lite interface definitions☆103Sep 20, 2020Updated 5 years ago
- This repository has a list of collaterals needed for ICC2 workshop. It has a modified version of raven_soc which was taped-out by Efables…☆43Jun 3, 2020Updated 5 years ago
- This project is AHB_SRAM design based on 启芯学堂,which contains all the source files.☆14Mar 13, 2022Updated 4 years ago
- RISCV CPU implementation in SystemVerilog☆32Mar 17, 2026Updated last month
- AXI Formal Verification IP☆23Apr 28, 2021Updated 5 years ago
- ☆18Jul 3, 2025Updated 10 months ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- 数字IC设计笔试相关的一些电路代码☆16Sep 22, 2023Updated 2 years ago
- A verilog FPGA Interface for AXI4_Lite from Slave side☆11Jun 14, 2020Updated 5 years ago
- A simple implementation about LEGv8 instruction set using Verilog HDL.☆12May 8, 2022Updated 4 years ago
- ☆21Apr 8, 2025Updated last year
- nscscc2024，HPU河南理工大学参赛作品，两仪处理器☆11Aug 24, 2024Updated last year
- ☆12Jan 21, 2026Updated 3 months ago
- HeliosXCore is a Superscalar Out-of-order RISC-V Processor Core.☆10Mar 8, 2024Updated 2 years ago
- ☆16May 1, 2024Updated 2 years ago
- ☆23May 14, 2025Updated 11 months ago
- Open source password manager - Proton Pass • AdSecurely store, share, and autofill your credentials with Proton Pass, the end-to-end encrypted password manager trusted by millions.
- study uvm step by step☆11Mar 28, 2019Updated 7 years ago
- 浙江大学电子科学与技术本科生的一些课程代码&笔记☆11Jul 2, 2022Updated 3 years ago
- 《CPU自制入门》源码☆19Aug 6, 2017Updated 8 years ago
- yet another AXI testbench repo. ;) This is for my UVM practice. https://marcoz001.github.io/axi-uvm/☆134Nov 29, 2017Updated 8 years ago
- Hardware Accelerators on FPGA for Computer Vision Applications☆12Dec 16, 2025Updated 4 months ago
- SystemVerilog package for reading, manipulating, and writing JSON-formatted data☆12Feb 19, 2022Updated 4 years ago
- ☆13May 8, 2025Updated last year
- RV32I Single Cycle Processor (CPU)☆12Nov 14, 2021Updated 4 years ago
- 2022龙芯杯个人赛三等奖作品☆14Oct 11, 2023Updated 2 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- WISHBONE Builder☆15Sep 10, 2016Updated 9 years ago
- 一个JPEG有损图像压缩编码器☆13May 22, 2023Updated 2 years ago
- Learning problem-solving, logic/set, math, physics, economics through functional programming using Haskell☆19Oct 16, 2015Updated 10 years ago
- Course Project for High Level Chip Design （高层次芯片设计）☆18Jan 2, 2025Updated last year
- Groundhog - Serial ATA Host Bus Adapter☆23Jun 10, 2018Updated 7 years ago
- 大三上做的本科毕设，包含BNN的替代梯度训练，verilog电路实现，完成180nm工艺流片。☆24Jun 30, 2025Updated 10 months ago
- Arrhythmia Detection Using Algorithm and Hardware Co-design for Neural Network Inference Accelerators☆16Jun 5, 2023Updated 2 years ago