lucky-wfw / The-project-of-Verilog
Some design examples of Verilog about digital circuits
☆25Updated 4 years ago
Alternatives and similar repositories for The-project-of-Verilog:
Users that are interested in The-project-of-Verilog are comparing it to the libraries listed below
- Use Verilog to complete the design of various digital circuits, including common interfaces, such as UART, Bluetooth, IIC, AMBA, etc. It …☆27Updated 4 years ago
- The AHB to APB bridge is an AHB slave and the only APB master which provides an interface between the highspeed AHB and the low-power APB…☆58Updated 2 years ago
- ☆18Updated 5 years ago
- 数字IC秋招项目、手撕代码☆34Updated 11 months ago
- Based on ARM AMBA bus protocol, Verilog is used to design the digital circuit.☆119Updated 3 years ago
- An uvm verification env for ahb2apb bridge☆48Updated 3 years ago
- A Framework for Design and Verification of Image Processing Applications using UVM☆94Updated 7 years ago
- UVM Testbench to verify serial transmission of data between SPI master and slave☆42Updated 4 years ago
- Maven Silicon project - AHB-to-APB Bridge Verification using UVM Methodology.☆87Updated last year
- This asynchrounous FIFO deisgn and UVM verificaiton is one case study of me. The design is based on Cliff Cumming's paper and the UVM is…☆58Updated last year
- IC Verification & SV Demo☆52Updated 3 years ago
- ARM中通过APB总线连接的UART模块☆63Updated 5 years ago
- This is a Multi master Multi slave compatible system bus design modeled using verilog. This is much like AMBA AHB Specification☆32Updated 5 years ago
- AXI总线连接器☆96Updated 5 years ago
- SPI interface connect to APB BUS with Verilog HDL☆29Updated 3 years ago
- Verification IP for APB protocol☆60Updated 4 years ago
- AHB to APB Bridge VIP☆28Updated 6 years ago
- Master and Slave made using AMBA AXI4 Lite protocol.☆26Updated 4 years ago
- ☆36Updated 9 years ago
- Attempt to setup a bridge between AHB and I2C by constructing dedicated modules of AHB master , AHB slave , APB master , APB slave, I2C m…☆21Updated 6 years ago
- 3 layern artificial ANN to recognize handwritten digits and implement in FPGA☆8Updated 4 years ago
- VIP for AXI Protocol☆124Updated 2 years ago
- A Verification Platform for UDP Protocol Ethernet Module wrapped with AXI and APB bus based on UVM☆24Updated 2 years ago
- AMBA v.3 APB v.1 Specification Complaint Slave SRAM Core design and testbench. The testbench is developed using System Verilog and UVM an…☆166Updated 6 years ago
- AXI Interconnect☆47Updated 3 years ago
- 支持AXI总线协议的8k×8 SP SRAM☆25Updated 5 years ago
- AXI DMA 32 / 64 bits☆109Updated 10 years ago
- System Verilog based Verification of MIPS 5 staged pipelined processor using UVM environment☆101Updated 3 months ago
- Verification IP for I2C protocol☆41Updated 3 years ago
- AMBA AHB 2.0 VIP in SystemVerilog UVM☆147Updated 4 years ago