lucky-wfw / The-project-of-VerilogLinks
Some design examples of Verilog about digital circuits
☆26Updated 4 years ago
Alternatives and similar repositories for The-project-of-Verilog
Users that are interested in The-project-of-Verilog are comparing it to the libraries listed below
Sorting:
- Use Verilog to complete the design of various digital circuits, including common interfaces, such as UART, Bluetooth, IIC, AMBA, etc. It …☆27Updated 4 years ago
- 数字IC秋招项目、手撕代码☆35Updated last year
- Based on ARM AMBA bus protocol, Verilog is used to design the digital circuit.☆127Updated 4 years ago
- ARM中通过APB总线连接的UART模块☆67Updated 5 years ago
- ☆19Updated 5 years ago
- An uvm verification env for ahb2apb bridge☆53Updated 4 years ago
- IC Verification & SV Demo☆54Updated 3 years ago
- 基于FPGA的图像处理模块(出自于crazybingo)(将部分IP换为纯Verilog用于跨平台移植)☆48Updated 5 years ago
- The AHB to APB bridge is an AHB slave and the only APB master which provides an interface between the highspeed AHB and the low-power APB…☆61Updated 2 years ago
- Maven Silicon project - AHB-to-APB Bridge Verification using UVM Methodology.☆91Updated last year
- 3 layern artificial ANN to recognize handwritten digits and implement in FPGA☆8Updated 4 years ago
- 我的数字IC厂库:Verilog HDL; System Vreilog; UVM; ModelSim; Quartus II;☆90Updated 3 years ago
- This asynchrounous FIFO deisgn and UVM verificaiton is one case study of me. The design is based on Cliff Cumming's paper and the UVM is…☆60Updated last year
- SPI interface connect to APB BUS with Verilog HDL☆32Updated 4 years ago
- Mirror of william_william/uvm-mcdf on Gitee☆23Updated 2 years ago
- UVM Testbench to verify serial transmission of data between SPI master and slave☆48Updated 4 years ago
- 视频旋转(2019FPGA大赛)☆34Updated 5 years ago
- A Framework for Design and Verification of Image Processing Applications using UVM☆101Updated 7 years ago
- AXI DMA 32 / 64 bits☆113Updated 10 years ago
- Attempt to setup a bridge between AHB and I2C by constructing dedicated modules of AHB master , AHB slave , APB master , APB slave, I2C m…☆22Updated 6 years ago
- AXI总线连接 器☆99Updated 5 years ago
- 这是我所开发的两个项目,包括ov5640-ddr3-usb2.0高速图像采集系统以及NOIP1SN1300A-ddr3-sdhc高速地表图像采集及存储系统☆92Updated 7 years ago
- This is for uvm_tb_gen☆26Updated 4 months ago
- Presents a verification use case for a typical Asynchronous FIFO based on Systemverilog and UVM.☆52Updated 4 years ago
- Verification IP for APB protocol☆66Updated 4 years ago
- AXI Interconnect☆49Updated 3 years ago
- Sample UVM code for axi ram dut☆34Updated 3 years ago
- 帮助大家进行FPGA的入门,分享FPGA相关的优秀文章,优秀项目☆34Updated 3 years ago
- AMBA v.3 APB v.1 Specification Complaint Slave SRAM Core design and testbench. The testbench is developed using System Verilog and UVM an…☆172Updated 6 years ago
- Convolutional Neural Network Implemented in Verilog for System on Chip☆27Updated 6 years ago