lucky-wfw / The-project-of-VerilogLinks
Some design examples of Verilog about digital circuits
☆26Updated 4 years ago
Alternatives and similar repositories for The-project-of-Verilog
Users that are interested in The-project-of-Verilog are comparing it to the libraries listed below
Sorting:
- Based on ARM AMBA bus protocol, Verilog is used to design the digital circuit.☆130Updated 4 years ago
- The AHB to APB bridge is an AHB slave and the only APB master which provides an interface between the highspeed AHB and the low-power APB…☆64Updated 2 years ago
- SPI interface connect to APB BUS with Verilog HDL☆36Updated 4 years ago
- Use Verilog to complete the design of various digital circuits, including common interfaces, such as UART, Bluetooth, IIC, AMBA, etc. It …☆29Updated 4 years ago
- A Framework for Design and Verification of Image Processing Applications using UVM☆106Updated 7 years ago
- VIP for AXI Protocol☆149Updated 3 years ago
- AMBA v.3 APB v.1 Specification Complaint Slave SRAM Core design and testbench. The testbench is developed using System Verilog and UVM an…☆178Updated 7 years ago
- ☆19Updated 5 years ago
- yet another AXI testbench repo. ;) This is for my UVM practice. https://marcoz001.github.io/axi-uvm/☆126Updated 7 years ago
- An uvm verification env for ahb2apb bridge☆54Updated 4 years ago
- 我的数字IC厂库:Verilog HDL; System Vreilog; UVM; ModelSim; Quartus II;☆94Updated 3 years ago
- Maven Silicon project - AHB-to-APB Bridge Verification using UVM Methodology.☆96Updated 2 years ago
- This asynchrounous FIFO deisgn and UVM verificaiton is one case study of me. The design is based on Cliff Cumming's paper and the UVM is…☆65Updated last year
- 数字IC秋招项目、手撕代码☆37Updated last year
- This is the main repository for all the examples for the book Practical UVM☆202Updated 4 years ago
- Project is about designing a Trained Neural Network on FPGA to classify an Image Input using CNN.☆153Updated 4 years ago
- IC Verification & SV Demo☆54Updated 3 years ago
- Reference examples and short projects using UVM Methodology☆280Updated 3 years ago
- UVM Testbench to verify serial transmission of data between SPI master and slave☆49Updated 5 years ago
- AXI DMA 32 / 64 bits☆120Updated 11 years ago
- ARM中通过APB总线连接的UART模块☆68Updated 5 years ago
- UVM examples and projects☆143Updated 2 months ago
- Verification IP for I2C protocol☆48Updated 3 years ago
- Image Processing Toolbox in Verilog using Basys3 FPGA☆215Updated 3 months ago
- AMBA AHB 2.0 VIP in SystemVerilog UVM☆153Updated 5 years ago
- System Verilog based Verification of MIPS 5 staged pipelined processor using UVM environment☆106Updated 8 months ago
- AXI总线连接器☆103Updated 5 years ago
- uvm AXI BFM(bus functional model)☆259Updated 12 years ago
- image processing based FPGA☆113Updated 4 years ago
- UVM AHB VIP☆87Updated 9 months ago