lucky-wfw / The-project-of-VerilogView external linksLinks
Some design examples of Verilog about digital circuits
☆28Nov 21, 2020Updated 5 years ago
Alternatives and similar repositories for The-project-of-Verilog
Users that are interested in The-project-of-Verilog are comparing it to the libraries listed below
Sorting:
- Use Verilog to complete the design of various digital circuits, including common interfaces, such as UART, Bluetooth, IIC, AMBA, etc. It …☆31Nov 21, 2020Updated 5 years ago
- Based on ARM AMBA bus protocol, Verilog is used to design the digital circuit.☆137May 14, 2021Updated 4 years ago
- ITMO SystemC & Verilog assignments - AMBA AHB and SPI☆22Jan 14, 2018Updated 8 years ago
- Connecting FPGA and Arduino using SPI.☆25Apr 30, 2022Updated 3 years ago
- This is a Multi master Multi slave compatible system bus design modeled using verilog. This is much like AMBA AHB Specification☆31Jan 6, 2020Updated 6 years ago
- 数字IC设计 学习笔记☆160Jan 26, 2022Updated 4 years ago
- 北京大学数字集成电路设计课程作业—FPGA设计【Assignment of digital integrated circuit design course of Peking University】☆45Jan 1, 2022Updated 4 years ago
- SPI interface connect to APB BUS with Verilog HDL☆39Jun 27, 2021Updated 4 years ago
- FFT algorithm coded in Verilog. Designed to run on a Xillinx Spartan 6 FPGA board.☆14Jul 19, 2012Updated 13 years ago
- ☆48Nov 3, 2023Updated 2 years ago
- Uses the D8M camera module, then processes the image to detect red objects, and then overlay an x,y crosshair on the largest red object. …☆15Jan 19, 2018Updated 8 years ago
- Wishbone to ARM AMBA 4 AXI☆16May 25, 2019Updated 6 years ago
- The Repository contains the code of various Digital Circuits☆12Aug 7, 2023Updated 2 years ago
- ☆10Dec 17, 2023Updated 2 years ago
- R package for tracking Covid19 cases in San Francisco☆12Apr 2, 2023Updated 2 years ago
- Zedboard projects☆11May 15, 2016Updated 9 years ago
- a cyclic redundancy check(one kind of Error Correcting Code) software(MATLAB) and hardware(Verilog HDL) implementation.☆11Dec 14, 2019Updated 6 years ago
- Identifies ASL Hand Gesture for numbers using image processing in verilog☆14May 3, 2012Updated 13 years ago
- FIR，FFT based on Verilog☆14Dec 3, 2017Updated 8 years ago
- Implementation of Partially Parellel LDPC Code Decoder in Verilog☆15Jul 23, 2020Updated 5 years ago
- Verilog FPGA code : including experimental DSP audio processor☆13Dec 1, 2020Updated 5 years ago
- A collection of great digital IC project/tutorial/website etc..☆145May 10, 2022Updated 3 years ago
- FPGA (Verilog) implementation of the Flip01 8-bit processor.☆17Dec 30, 2024Updated last year
- The TV80 (Verilog) synthesizable soft core of Zilog Z80 (forked from http://opencores.org/project,tv80)☆10Jan 9, 2016Updated 10 years ago
- Machine Learning Course☆17Mar 29, 2025Updated 10 months ago
- digital recognition base on FPGA☆12Nov 10, 2019Updated 6 years ago
- Fully automatic brain tumor segmentation using the Modified 3DUNet architecture for Brats 2020 Challenge.☆16Jun 29, 2021Updated 4 years ago
- UVM testbench environment consisting of an APB driver, high level SPI controller model, and SPI verification testbench based upon an LPC2…☆15Dec 23, 2024Updated last year
- An uvm verification env for ahb2apb bridge☆58Apr 9, 2021Updated 4 years ago
- 本项目是同济大学高级程序设计的一次小项目——easyX时钟设计，内含工程文件。必须要说明的是，我上传这次作业的主要目的是抛砖引玉，以期学弟学妹在做作业的过程中少走弯路，报告内容也仅供参考，切勿全局抄袭，否则后果自负。如果认为这个工程有帮助的话，希望各位能给我点一个star，…☆13Jul 16, 2020Updated 5 years ago
- Modeling of dendrite growth during solidification of a pure metal with Comsol Multiphysics☆28Aug 3, 2022Updated 3 years ago
- ☆19Mar 6, 2020Updated 5 years ago
- Chips 2.0 Demo for Atlys Spartan 6 development platform. Web app using C to Verilog TCP/IP server.☆16Jan 10, 2018Updated 8 years ago
- A project demonstrate how to config ad9361 to TX mode and how to transmit GMSK☆16Dec 9, 2018Updated 7 years ago
- Neural Networks and Fuzzy Logic - BITS Goa☆13Apr 6, 2018Updated 7 years ago
- Partial Verilog implimentation of a WiMAX OFDM Phy☆19May 28, 2012Updated 13 years ago
- Use Segment Anything 3 to label data for use with Autodistill.☆41Nov 25, 2025Updated 2 months ago
- ☆15Feb 3, 2026Updated 2 weeks ago
- A UVM verification with a APB BFM (Bus functional model), connected to two write-only DAC and two read-only ADC slaves. The sequence gene…☆15Jul 7, 2018Updated 7 years ago