Some design examples of Verilog about digital circuits
☆35Nov 21, 2020Updated 5 years ago
Alternatives and similar repositories for The-project-of-Verilog
Users that are interested in The-project-of-Verilog are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- SPI bus slave and flip-flop register memory map implemented in Verilog 2001 for FPGAs☆21Dec 15, 2019Updated 6 years ago
- ITMO SystemC & Verilog assignments - AMBA AHB and SPI☆22Jan 14, 2018Updated 8 years ago
- Based on ARM AMBA bus protocol, Verilog is used to design the digital circuit.☆150May 14, 2021Updated 5 years ago
- Connecting FPGA and Arduino using SPI.☆25Apr 30, 2022Updated 4 years ago
- 数字IC设计 学习笔记☆184Jan 26, 2022Updated 4 years ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- This is a Multi master Multi slave compatible system bus design modeled using verilog. This is much like AMBA AHB Specification☆32Jan 6, 2020Updated 6 years ago
- 北京大学数字集成 电路设计课程作业—FPGA设计【Assignment of digital integrated circuit design course of Peking University】☆51Jan 1, 2022Updated 4 years ago
- digital recognition base on FPGA☆12Nov 10, 2019Updated 6 years ago
- SPI interface connect to APB BUS with Verilog HDL☆45Jun 27, 2021Updated 5 years ago
- ☆13Jan 9, 2022Updated 4 years ago
- This algorithm return to the user the polarization parameters: Intensity image, Angle of Linear Polarization, Degree of Linear Polarizati…☆10Feb 24, 2019Updated 7 years ago
- CDC example code for CSDN blog☆14Oct 18, 2021Updated 5 years ago
- An open education resource Digital Design textbook☆16Mar 30, 2026Updated 7 months ago
- A collection of great digital IC project/tutorial/website etc..☆174Oct 19, 2026Updated 2 weeks ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- ☆52Nov 3, 2023Updated 3 years ago
- An example OMI Device FPGA with 2 DDR4 memory ports☆20Jan 5, 2023Updated 3 years ago
- int4 transformer implementation, + custom TPU hardware design.☆14Sep 15, 2026Updated last month
- Translator for SystemVerilog DUT code to gHDL compatible VHDL code.☆27Updated this week
- Wishbone to ARM AMBA 4 AXI☆17May 25, 2019Updated 7 years ago
- wifi☆12Jun 13, 2017Updated 9 years ago
- Fully automatic brain tumor segmentation using the Modified 3DUNet architecture for Brats 2020 Challenge.☆16Jun 29, 2021Updated 5 years ago
- Attempt to setup a bridge between AHB and I2C by constructing dedicated modules of AHB master , AHB slave , APB master , APB slave, I2C m…☆22Feb 25, 2019Updated 7 years ago
- An uvm verification env for ahb2apb bridge☆58Apr 9, 2021Updated 5 years ago
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- Feature extraction for overall survival prediction in BraTS 2019 challenge☆11Jan 17, 2021Updated 5 years ago
- Pushing the bf16 multiplication clock frequency to the max on the nominal corner on IHP 130nm 5L node.☆16Mar 29, 2026Updated 7 months ago
- ☆17Jul 21, 2017Updated 9 years ago
- AHB-APB Bridge RTL Design☆16Apr 19, 2018Updated 8 years ago
- I2C controller core from Opencores.org☆29Oct 5, 2011Updated 15 years ago
- a cyclic redundancy check(one kind of Error Correcting Code) software(MATLAB) and hardware(Verilog HDL) implementation.☆11Dec 14, 2019Updated 6 years ago
- ☆34Aug 13, 2026Updated 2 months ago
- FIR，FFT based on Verilog☆14Dec 3, 2017Updated 8 years ago
- Verilog FPGA code : including experimental DSP audio processor☆14Dec 1, 2020Updated 5 years ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- Joker TV (USB) FPGA verilog/vhdl code☆16May 19, 2026Updated 5 months ago
- ☆16Nov 1, 2024Updated 2 years ago
- This repository in a walk through the entire process of PLL IC designing from the tools to the final tapeout.☆20Feb 16, 2022Updated 4 years ago
- Verification of UART design using UVM (Universal Verification Methodology) and SystemVerilog☆13Nov 17, 2020Updated 5 years ago
- Model Context Protocol (MCP) server bridging local AI agents to remote Linux EDA clusters (Cadence Virtuoso, Siemens Eldo) over SSH☆34Oct 27, 2026Updated last week
- ☆26Oct 28, 2025Updated last year
- hdmi-ts Project☆13Jun 11, 2017Updated 9 years ago