lucky-wfw / The-project-of-Verilog
Some design examples of Verilog about digital circuits
☆22Updated 3 years ago
Related projects ⓘ
Alternatives and complementary repositories for The-project-of-Verilog
- SPI interface connect to APB BUS with Verilog HDL☆25Updated 3 years ago
- ☆18Updated 4 years ago
- 数字IC秋招项目、手撕代码☆33Updated 6 months ago
- Based on ARM AMBA bus protocol, Verilog is used to design the digital circuit.☆110Updated 3 years ago
- The AHB to APB bridge is an AHB slave and the only APB master which provides an interface between the highspeed AHB and the low-power APB…☆49Updated 2 years ago
- This asynchrounous FIFO deisgn and UVM verificaiton is one case study of me. The design is based on Cliff Cumming's paper and the UVM is…☆54Updated last year
- Use Verilog to complete the design of various digital circuits, including common interfaces, such as UART, Bluetooth, IIC, AMBA, etc. It …☆24Updated 3 years ago
- AXI Interconnect☆45Updated 3 years ago
- A Verification Platform for UDP Protocol Ethernet Module wrapped with AXI and APB bus based on UVM☆20Updated 2 years ago
- A Framework for Design and Verification of Image Processing Applications using UVM☆89Updated 6 years ago
- ARM中通过APB总线连接的UART模块☆59Updated 4 years ago
- An uvm verification env for ahb2apb bridge☆47Updated 3 years ago
- VIP for AXI Protocol☆108Updated 2 years ago
- AXI总线连接器☆90Updated 4 years ago
- IC Verification & SV Demo☆45Updated 3 years ago
- AMBA v.3 APB v.1 Specification Complaint Slave SRAM Core design and testbench. The testbench is developed using System Verilog and UVM an…☆152Updated 6 years ago
- AXI DMA 32 / 64 bits☆98Updated 10 years ago
- Verification IP for APB protocol☆56Updated 3 years ago
- Maven Silicon project - AHB-to-APB Bridge Verification using UVM Methodology.☆69Updated last year
- Verification IP for I2C protocol☆36Updated 3 years ago
- Sample UVM code for axi ram dut☆28Updated 2 years ago
- APB to I2C☆40Updated 10 years ago
- UVM examples and projects☆121Updated 5 years ago
- Advanced encryption standard (AES) algorithm has been widely deployed in cryptographic applications. This work proposes a low power and h…☆19Updated 3 years ago
- System Verilog based Verification of MIPS 5 staged pipelined processor using UVM environment☆93Updated 6 years ago
- UVM Verification IP to uart2bus IP.☆21Updated 2 years ago
- ☆36Updated 3 years ago
- yet another AXI testbench repo. ;) This is for my UVM practice. https://marcoz001.github.io/axi-uvm/☆104Updated 6 years ago
- Master and Slave made using AMBA AXI4 Lite protocol.☆24Updated 4 years ago