ASIC Verification at 2022 Spring. This course only use SystemVerilog, did not use UVM.
☆20Feb 14, 2023Updated 3 years ago
Alternatives and similar repositories for Wishbone-to-I2C-bus-controller-IP-Verification
Users that are interested in Wishbone-to-I2C-bus-controller-IP-Verification are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- The UART (Universal Asynchronous Receiver/Transmitter) core provides serial communication capabilities, which allow communication with a …☆20Jun 24, 2021Updated 5 years ago
- Verification AXI-4 bus standard using UVM and System Verilog☆16Apr 7, 2018Updated 8 years ago
- wifi☆12Jun 13, 2017Updated 9 years ago
- UVM testbench environment consisting of an APB driver, high level SPI controller model, and SPI verification testbench based upon an LPC2…☆17Dec 23, 2024Updated last year
- CORE-V MCU UVM Environment and Test Bench☆29Jul 19, 2024Updated 2 years ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- Formulated testbench using System Verilog and UVM and verified I2C bus controller with APB interface☆15Dec 8, 2020Updated 5 years ago
- Verification of UART design using UVM (Universal Verification Methodology) and SystemVerilog☆14Nov 17, 2020Updated 5 years ago
- A UVM verification with a APB BFM (Bus functional model), connected to two write-only DAC and two read-only ADC slaves. The sequence gene…☆17Jul 7, 2018Updated 8 years ago
- ☆19Aug 11, 2022Updated 4 years ago
- UVM verification platform for DW_apb_i2c IP core(Master Mode)☆15Aug 21, 2023Updated 3 years ago
- UVM Verification IP to uart2bus IP.☆25Mar 7, 2022Updated 4 years ago
- a very simple risc_cpu verification demo with uvm☆28Apr 28, 2019Updated 7 years ago
- Neural Turing Machine for a Multi-Processor System on Chip verified with UVM/OSVVM/FV☆12Updated this week
- Ease the Life of Verification Engineers by helping them to analyze and understand failing simulation faster☆12Oct 14, 2021Updated 5 years ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- ☆47Apr 11, 2017Updated 9 years ago
- an open source uvm verification platform for e200 (riscv)☆31May 5, 2018Updated 8 years ago
- Memory Level Verification of Dual Port RAM using SystemVerilog and Universal Verification Methodology Environments with assertions,functi…☆30Nov 21, 2020Updated 5 years ago
- FPGA Low latency 10GBASE-R PCS☆13May 23, 2023Updated 3 years ago
- A Verification Platform for UDP Protocol Ethernet Module wrapped with AXI and APB bus based on UVM☆33Jun 1, 2022Updated 4 years ago
- fused MoE kernel in Candle backend☆14Feb 3, 2026Updated 9 months ago
- Zhuofan Lin and Shiju Lin, "GPU-Accelerated Efficient Transduction for Logic Optimization", Design, Automation & Test in Europe Conferenc…☆14Sep 19, 2026Updated last month
- Linux driver module package to support Renesas clock synthesizers for PTP (IEEE-1588) and SyncE applications. More information is in the …☆15Nov 30, 2025Updated 11 months ago
- This project is a Qt example for Windows that allow you to test the Shared Memory on a QEMU VM guest.☆11Apr 18, 2019Updated 7 years ago
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- ☆14May 5, 2025Updated last year
- [Interspeech 2024] Official implementation of "ED-sKWS: Early-Decision Spiking Neural Networks for Rapid,and Energy-Efficient Keyword Spo…☆12Nov 22, 2024Updated last year
- ☆13Apr 1, 2017Updated 9 years ago
- A loss function originated for regression tasks to learn a representation manifold that is isometric to the label space.☆13Aug 27, 2022Updated 4 years ago
- ☆31May 11, 2021Updated 5 years ago
- initialize rust structs using environment variables (like pydantic's BaseSettings)☆12Oct 26, 2026Updated last week
- Maven Silicon project - AHB-to-APB Bridge Verification using UVM Methodology.☆121Jul 2, 2023Updated 3 years ago
- This repository contains the design and implementation of a Spiking Neural Network (SNN) Processor. Spiking Neural Networks are a biologi…☆12Oct 19, 2024Updated 2 years ago
- ☆11Apr 8, 2025Updated last year
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- Verilog implementation of different concepts in Digital Logic Design such as OTHFSM, AFG and Accelerators☆11Dec 26, 2023Updated 2 years ago
- Matrix multiplication accelerator on ZYNQ SoC.☆13Apr 29, 2025Updated last year
- drone_security☆14Jun 18, 2021Updated 5 years ago
- AMBA v.3 APB v.1 Specification Complaint Slave SRAM Core design and testbench. The testbench is developed using System Verilog and UVM an…☆203Jul 23, 2018Updated 8 years ago
- Eyeriss Hardware Accelerator for Machine Learning☆13May 29, 2022Updated 4 years ago
- MEMORY CENTRIC SYSTEMS FOR AI(CSI6207-01) Lecture at Yonsei(20-1)☆12Apr 6, 2022Updated 4 years ago
- ☆12Jan 31, 2023Updated 3 years ago