zli87 / Wishbone-to-I2C-bus-controller-IP-VerificationLinks
ASIC Verification at 2022 Spring. This course only use SystemVerilog, did not use UVM.
☆18Updated 2 years ago
Alternatives and similar repositories for Wishbone-to-I2C-bus-controller-IP-Verification
Users that are interested in Wishbone-to-I2C-bus-controller-IP-Verification are comparing it to the libraries listed below
Sorting:
- VIP for AXI Protocol☆149Updated 3 years ago
- 32-bit 5-Stage Pipelined RISC V RV32I Core☆52Updated last year
- This repository presents ASIC design flow for UART utilizing RTL to GDS implementation This has been simulated on VCS and has been impl…☆20Updated last year
- This asynchrounous FIFO deisgn and UVM verificaiton is one case study of me. The design is based on Cliff Cumming's paper and the UVM is…☆65Updated last year
- The AHB to APB bridge is an AHB slave and the only APB master which provides an interface between the highspeed AHB and the low-power APB…☆64Updated 2 years ago
- AMBA AHB 2.0 VIP in SystemVerilog UVM☆153Updated 5 years ago
- System Verilog based Verification of MIPS 5 staged pipelined processor using UVM environment☆106Updated 8 months ago
- A repository aggregating links to essential documentation, tutorials, and research papers for hardware Design Verification.☆22Updated this week
- ☆14Updated 4 years ago
- Comprehensive verification suite for the AHB2APB Bridge design, featuring SystemVerilog and UVM-based methodologies. 🌉🚀☆31Updated last year
- UVM Testbench to verify serial transmission of data between SPI master and slave☆49Updated 5 years ago
- ☆16Updated last year
- yet another AXI testbench repo. ;) This is for my UVM practice. https://marcoz001.github.io/axi-uvm/☆124Updated 7 years ago
- Mirror of william_william/uvm-mcdf on Gitee☆25Updated 2 years ago
- UVM examples and projects☆142Updated 2 months ago
- ☆47Updated 4 years ago
- cadence flow for genus and innovus with UPF added.☆14Updated 4 years ago
- This repo is "NTHU VLSI System Design and Implementation" course project.☆13Updated 8 years ago
- RTL Network-on-Chip Router Design in SystemVerilog by Andrea Galimberti, Filippo Testa and Alberto Zeni☆129Updated 7 years ago
- Maven Silicon project - AHB-to-APB Bridge Verification using UVM Methodology.☆96Updated 2 years ago
- Built a test environment using SystemVerilog to verify FIFO. Used QuestaSim to design and verify the module in SystemVerilog and Verilog.…☆28Updated 6 years ago
- Advanced encryption standard (AES) algorithm has been widely deployed in cryptographic applications. This work proposes a low power and h…☆22Updated 4 years ago
- This repository has a list of collaterals needed for ICC2 workshop. It has a modified version of ORCA which was taped-out by NTI.☆20Updated last year
- The UART (Universal Asynchronous Receiver/Transmitter) core provides serial communication capabilities, which allow communication with a …☆17Updated 4 years ago
- IC Verification & SV Demo☆54Updated 3 years ago
- A basic testbench made for educational purposes using SystemVerilog and the Universal Verification Methodology☆109Updated 11 years ago
- AMBA v.3 APB v.1 Specification Complaint Slave SRAM Core design and testbench. The testbench is developed using System Verilog and UVM an…☆178Updated 7 years ago
- AXI DMA 32 / 64 bits☆120Updated 11 years ago
- 清華大學 | 積體電路設計實驗 (IC LAB) | 110上☆42Updated 2 years ago
- Presents a verification use case for a typical Asynchronous FIFO based on Systemverilog and UVM.☆55Updated 5 years ago