zli87 / Wishbone-to-I2C-bus-controller-IP-VerificationLinks
ASIC Verification at 2022 Spring. This course only use SystemVerilog, did not use UVM.
☆19Updated 2 years ago
Alternatives and similar repositories for Wishbone-to-I2C-bus-controller-IP-Verification
Users that are interested in Wishbone-to-I2C-bus-controller-IP-Verification are comparing it to the libraries listed below
Sorting:
- Comprehensive verification suite for the AHB2APB Bridge design, featuring SystemVerilog and UVM-based methodologies. 🌉🚀☆42Updated last year
- VIP for AXI Protocol☆159Updated 3 years ago
- 32-bit 5-Stage Pipelined RISC V RV32I Core☆56Updated last year
- RTL Network-on-Chip Router Design in SystemVerilog by Andrea Galimberti, Filippo Testa and Alberto Zeni☆140Updated 7 years ago
- A repository aggregating links to essential documentation, tutorials, and research papers for hardware Design Verification.☆38Updated 3 months ago
- A verilog implementation for Network-on-Chip☆78Updated 7 years ago
- This repository has a list of collaterals needed for ICC2 workshop. It has a modified version of ORCA which was taped-out by NTI.☆21Updated last year
- INT8 & FP16 multiplier accumulator (MAC) design with UVM verification completed.☆109Updated 5 years ago
- Mirror of william_william/uvm-mcdf on Gitee☆28Updated 3 years ago
- This repository presents ASIC design flow for UART utilizing RTL to GDS implementation This has been simulated on VCS and has been impl…☆24Updated last year
- Some useful documents of Synopsys☆92Updated 4 years ago
- This repo is "NTHU VLSI System Design and Implementation" course project.☆13Updated 8 years ago
- An AXI4 crossbar implementation in SystemVerilog☆195Updated 3 months ago
- Network on Chip Implementation written in SytemVerilog☆195Updated 3 years ago
- A collection of commonly asked RTL design interview questions☆37Updated 8 years ago
- Assertion-Based Formal Verification of an AHB2APB bridge, featuring SystemVerilog assertions, RTL designs, and detailed documentation inc…☆23Updated last year
- IC Verification & SV Demo☆54Updated 4 years ago
- Advanced encryption standard (AES) algorithm has been widely deployed in cryptographic applications. This work proposes a low power and h…☆22Updated 4 years ago
- ☆39Updated 6 years ago
- A generic implementation of AMBA AXI4 communication protocol. The design provides a master, a slave and an interconnect with multiple mas…☆42Updated 3 years ago
- Simple cache design implementation in verilog☆55Updated 2 years ago
- This asynchrounous FIFO deisgn and UVM verificaiton is one case study of me. The design is based on Cliff Cumming's paper and the UVM is…☆64Updated 2 years ago
- A SystemVerilog implementation of Row-Stationary dataflow and Hierarchical Mesh Network-on-Chip Architecture based on Eyeriss CNN Acceler…☆177Updated 6 years ago
- AMBA AHB 2.0 VIP in SystemVerilog UVM☆156Updated 5 years ago
- HDL code for a DDR4 memory controller implementing an Open Page Policy and Out of Order execution.☆84Updated 7 years ago
- A Fast, Low-Overhead On-chip Network☆251Updated this week
- The UART (Universal Asynchronous Receiver/Transmitter) core provides serial communication capabilities, which allow communication with a …☆18Updated 4 years ago
- Systolic matrix multiplication kernel implemented on Xilinx PYNQ FPGA board☆14Updated 5 years ago
- yet another AXI testbench repo. ;) This is for my UVM practice. https://marcoz001.github.io/axi-uvm/☆133Updated 8 years ago
- This is a verilog implementation of 4x4 systolic array multiplier☆70Updated 5 years ago