MasterPu2020 / IC-design-generalLinks
数字IC设计笔试相关的一些电路代码
☆15Updated 2 years ago
Alternatives and similar repositories for IC-design-general
Users that are interested in IC-design-general are comparing it to the libraries listed below
Sorting:
- 数字IC设计 学习笔记☆159Updated 4 years ago
- 我的数字IC厂库:Verilog HDL; System Vreilog; UVM; ModelSim; Quartus II;☆109Updated 4 years ago
- 数字IC秋招项目、手撕代码☆40Updated last year
- this repository is vim cfg for verilog.☆54Updated last year
- fpga跑sobel识别算法☆44Updated 4 years ago
- AXI总线连接器☆105Updated 5 years ago
- asynchronous FIFO that support Non-symmetric aspect ratios(different read and write data widths), First-Word Fall-Through and data counte…☆26Updated 2 years ago
- AXI协议规范中文翻译版☆171Updated 3 years ago
- 2023集创赛国二。基于脉动阵列写的一个简单的卷积层加速器,支持yolov3-tiny的第一层卷积层计算,可根据FPGA端DSP资源灵活调整脉动阵列的结构以实现不同的计算效率。☆221Updated 3 months ago
- AMBA v.3 APB v.1 Specification Complaint Slave SRAM Core design and testbench. The testbench is developed using System Verilog and UVM an…☆191Updated 7 years ago
- Based on ARM AMBA bus protocol, Verilog is used to design the digital circuit.☆136Updated 4 years ago
- AMBA bus generator including AXI4, AXI3, AHB, and APB☆238Updated 2 years ago
- A 16-bit by 16-bit signed binary multiplier based on the Radix-4 Booth algorithm and Wallace Tree reduction☆65Updated last year
- ☆88Updated last week
- Real time face detection based on Arm Cortex-M3 DesignStart and FPGA☆213Updated 2 years ago
- FPGA实现简单的图像处理算法☆70Updated 2 years ago
- ☆74Updated 10 years ago
- Mirror of william_william/uvm-mcdf on Gitee☆29Updated 3 years ago
- CPU Design Based on RISCV ISA☆129Updated last year
- Final Project of Software_Hardware_Co-Design_24Spring. FPGA-based RISC-V+ Convolutional Acceleration Unit.☆22Updated last year
- 车牌识别,FPGA,2019全国大学生集成电路创新创业大赛☆147Updated 6 years ago
- ☆153Updated 2 months ago
- This is for uvm_tb_gen☆51Updated 11 months ago
- IC Verification & SV Demo☆57Updated 4 years ago
- Vivado诸多IP,包括图像处理等☆234Updated last year
- Radix-4 1024 point fft in verilog☆13Updated 5 years ago
- 基于FPGA的三速以太网UDP协议栈设计☆35Updated last year
- 包含了SOC设计中的通用IP,如外设、总线结构、基础、验证等☆127Updated last week
- FFT implement by verilog_测试验证已通过☆61Updated 9 years ago
- AMBA bus lecture material☆508Updated 6 years ago