MasterPu2020 / IC-design-general
数字IC设计笔试相关的一些电路代码
☆9Updated last year
Alternatives and similar repositories for IC-design-general
Users that are interested in IC-design-general are comparing it to the libraries listed below
Sorting:
- CPU Design Based on RISCV ISA☆107Updated 11 months ago
- fpga跑sobel识 别算法☆35Updated 4 years ago
- 2022年全国大学生嵌入式芯片与系统设计竞赛——FPGA创新设计竞赛紫光同创赛道视频色度亮度提取赛题设计源文件☆32Updated 2 years ago
- 数字IC秋招项目、手撕代码☆35Updated last year
- 数字IC设计 学习笔记☆135Updated 3 years ago
- 数字IC验证案例(SV and UVM)☆26Updated 4 years ago
- A 16-bit by 16-bit signed binary multiplier based on the Radix-4 Booth algorithm and Wallace Tree reduction☆49Updated 9 months ago
- 本项目为2023年全国大学生嵌入式芯片与系统设计竞赛——FPGA创新设计竞赛(高云赛道)项目,题目基于高云FPGA的多路网络视频监控编码系统。☆46Updated last year
- 我的数字IC厂库:Verilog HDL; System Vreilog; UVM; ModelSim; Quartus II;☆85Updated 3 years ago
- IC Verification & SV Demo☆54Updated 3 years ago
- Step by step tutorial for building CortexM0 SoC☆38Updated 3 years ago
- Radix-4 1024 point fft in verilog☆10Updated 5 years ago
- Final Project of Software_Hardware_Co-Design_24Spring. FPGA-based RISC-V+ Convolutional Acceleration Unit.☆19Updated last year
- A 16-point radix-4 FFT chip, including Verilog codes, netlists and layout. Group project.☆63Updated 8 months ago
- ☆19Updated 5 years ago
- Use Verilog to complete the design of various digital circuits, including common interfaces, such as UART, Bluetooth, IIC, AMBA, etc. It …☆27Updated 4 years ago
- MNIST using tensorflow, c++ and fpga (zynq7010)☆26Updated 2 years ago
- upgrade to e203 (a risc-v core)☆43Updated 4 years ago
- The Canny Edge Detection algorithm is implemented on an FPGA using only Verilog code and no Intellectual Property, making it convenient t…☆38Updated last year
- FFT implement by verilog_测试验证已通过☆57Updated 8 years ago
- FPGA实现简单的图像处理算法☆45Updated 2 years ago
- 2023集创赛国二。基于脉动阵列写的一个简单的卷积层加速器,支持yolov3-tiny的第一层卷积层计算,可根据FPGA端DSP资源灵活调整脉动阵列的结构以实现不同的计算效率。☆175Updated 6 months ago
- this repository is vim cfg for verilog.☆47Updated 9 months ago
- 车牌识别,FPGA,2019全国大学生集成电路创新创业大赛☆138Updated 5 years ago
- SPI interface connect to APB BUS with Verilog HDL☆31Updated 3 years ago
- AXI总线连接器☆97Updated 5 years ago
- 基于FPGA的图像处理模块(出自于crazybingo)(将部分IP换为纯Verilog用于跨平台移植)☆48Updated 5 years ago
- 【2022集创赛】Arm杯一等奖作品:Cortex-M0智能娱乐收音机 开源项目☆28Updated 2 years ago
- ☆59Updated 2 years ago
- AXI协议规范中文翻译版☆149Updated 2 years ago