MasterPu2020 / IC-design-generalLinks
数字IC设计笔试相关的一些电路代码
☆12Updated last year
Alternatives and similar repositories for IC-design-general
Users that are interested in IC-design-general are comparing it to the libraries listed below
Sorting:
- 数字IC设计 学习笔记☆153Updated 3 years ago
- AXI总线连接器☆103Updated 5 years ago
- 我的数字IC厂库:Verilog HDL; System Vreilog; UVM; ModelSim; Quartus II;☆94Updated 3 years ago
- 数字IC秋招项目、手撕代码☆37Updated last year
- AXI协议规范中文翻译版☆162Updated 3 years ago
- ☆149Updated 2 weeks ago
- ☆56Updated last week
- This is for uvm_tb_gen☆36Updated 6 months ago
- fpga跑sobel识别算法☆38Updated 4 years ago
- AMBA bus generator including AXI4, AXI3, AHB, and APB☆217Updated 2 years ago
- Real time face detection based on Arm Cortex-M3 DesignStart and FPGA☆203Updated 2 years ago
- AMBA v.3 APB v.1 Specification Complaint Slave SRAM Core design and testbench. The testbench is developed using System Verilog and UVM an…☆178Updated 7 years ago
- Based on ARM AMBA bus protocol, Verilog is used to design the digital circuit.☆130Updated 4 years ago
- Pipeline FFT Implementation in Verilog HDL☆131Updated 6 years ago
- practice configure AHB-Lite bus protocol☆14Updated 6 years ago
- 本项目为2023年全国大学生嵌入式芯片与系统设计竞赛——FPGA创新设计竞赛(高云赛道)项目,题目基于高云FPGA的多路网络视频监控编码系统。☆51Updated last year
- image processing based FPGA☆113Updated 4 years ago
- Vivado诸多IP,包括图像处理等☆228Updated last year
- A 16-bit by 16-bit signed binary multiplier based on the Radix-4 Booth algorithm and Wallace Tree reduction☆55Updated last year
- 2022年全国大学生嵌入式芯片与系统设计竞赛——FPGA创新设计竞赛紫光同创赛道视频色度亮度提取赛题设计源文件☆34Updated 2 years ago
- CPU Design Based on RISCV ISA☆121Updated last year
- FFT implement by verilog_测试验证已通过☆60Updated 8 years ago
- Radix-4 1024 point fft in verilog☆10Updated 5 years ago
- this repository is vim cfg for verilog.☆50Updated last year
- The Canny Edge Detection algorithm is implemented on an FPGA using only Verilog code and no Intellectual Property, making it convenient t…☆43Updated last year
- This repo includes 3 independent modules: UART receiver, UART transmitter, UART to AXI4 master. 本项目包含3个独立模块:UART接收器、UART发送器、UART转AXI4交互式调…☆248Updated last year
- A dual clock asynchronous FIFO written in verilog, tested with Icarus Verilog☆369Updated last year
- lists of most popular repositories for most favoured programming languages (according to StackOverflow)☆81Updated 4 years ago
- AXI DMA 32 / 64 bits☆120Updated 11 years ago
- ☆10Updated 4 years ago