Staok / HDL-FPGA-study-and-normsLinks
HDL & FPGA 学习和规范。CC-BY-NC-SA 4.0。
☆13Updated 2 years ago
Alternatives and similar repositories for HDL-FPGA-study-and-norms
Users that are interested in HDL-FPGA-study-and-norms are comparing it to the libraries listed below
Sorting:
- practice configure AHB-Lite bus protocol☆14Updated 6 years ago
- Vivado诸多IP，包括图像处理等☆230Updated last year
- 这是我所开发的两个项目，包括ov5640-ddr3-usb2.0高速图像采集系统以及NOIP1SN1300A-ddr3-sdhc高速地表图像采集及存储系统☆94Updated 8 years ago
- FPGA☆126Updated 5 years ago
- 帮助大家进行FPGA的入门，分享FPGA相关的优秀文章，优秀项目☆36Updated 3 years ago
- FPGAandLAN☆28Updated 4 years ago
- ☆74Updated 4 years ago
- lists of most popular repositories for most favoured programming languages (according to StackOverflow)☆81Updated 5 years ago
- ☆149Updated last month
- 视频旋转（2019FPGA大赛）☆37Updated 5 years ago
- asynchronous FIFO that support Non-symmetric aspect ratios(different read and write data widths), First-Word Fall-Through and data counte…☆24Updated last year
- A picorv32-riscv Soc with DMAC and Ethernet controller & lwip & Kirtex7@333MHz☆74Updated 4 years ago
- FPGA和USB3.0桥片实现USB3.0通信☆73Updated 3 years ago
- 关于CIC滤波器、ISOP补偿器、HB滤波器的相关Matlab仿真与FPGA工程☆12Updated last year
- Cortex M0 based SoC☆75Updated 4 years ago
- ☆21Updated 3 years ago
- AXI Interface Nand Flash Controller (Sync mode)☆96Updated last year
- verilog☆21Updated 2 years ago
- 《FPGA应用开发和仿真》（机械工业出版社2018年第1版 ISBN:9787111582786）的源码。Source Code of the book FPGA Application Development and Simulation(CHS).☆132Updated last month
- This repo includes 3 independent modules: UART receiver, UART transmitter, UART to AXI4 master. 本项目包含3个独立模块：UART接收器、UART发送器、UART转AXI4交互式调…☆257Updated 2 years ago
- 数字IC设计 学习笔记☆155Updated 3 years ago
- 使用 Vivado+PetaLinux 为 Xilinx Zynq7 搭建 Linux 系统 —— 以 Zedboard 为例☆110Updated last year
- FFT implement by verilog_测试验证已通过☆59Updated 9 years ago
- Must-have verilog systemverilog modules☆37Updated 3 years ago
- SPI Slave for FPGA in Verilog and VHDL☆214Updated last year
- I2C Master and Slave☆37Updated 10 years ago
- commit rtl and build cosim env☆36Updated last year
- An FPGA-based DDR1 controller. 基于FPGA的DDR1控制器，为低端FPGA嵌入式系统提供廉价、大容量的存储。☆192Updated 2 years ago
- ☆144Updated 5 years ago
- Step by step tutorial for building CortexM0 SoC☆38Updated 3 years ago