HDL & FPGA 学习和规范。CC-BY-NC-SA 4.0。
☆15Jun 9, 2023Updated 2 years ago
Alternatives and similar repositories for HDL-FPGA-study-and-norms
Users that are interested in HDL-FPGA-study-and-norms are comparing it to the libraries listed below
Sorting:
- 适用于FPGA——利用串口通信接收幅度频率信息数据帧，控制DA输出相应正弦信号☆10Jul 10, 2019Updated 6 years ago
- 基于Verilog实现的串口发送程序，带奇偶校验位。☆12Aug 23, 2019Updated 6 years ago
- C 编写规范和其他。永远地不定期更新。CC-BY-NC-SA 4.0。☆42Jan 14, 2026Updated last month
- 数字IC设计笔试相关的一些电路代码☆15Sep 22, 2023Updated 2 years ago
- I2C Slave☆14Jul 17, 2014Updated 11 years ago
- 关于数字IC的笔试面试题☆14Nov 17, 2019Updated 6 years ago
- Transmission of HDMI Signals over Spartan 6 - XC6SLX45 . Transmission of High-Definition Multimedia Interface (HDMI) and Digital Visual …☆13Feb 13, 2020Updated 6 years ago
- Simple demo showing how to use the ping pong FIFO☆16May 2, 2016Updated 9 years ago
- Project and presentation for SpaceX Application☆14Jul 21, 2017Updated 8 years ago
- FPGA小车， 功能： 自动变速，VGA实时画面输出，目标识别，目标跟踪☆22Jun 30, 2025Updated 8 months ago
- To design test bench of the APB protocol☆18Dec 30, 2020Updated 5 years ago
- Integrated Circuit Design Contest (ICDC) - 大學院校積體電路設計競賽☆22Apr 20, 2022Updated 3 years ago
- Just for learning ffmpeg☆13Jul 11, 2022Updated 3 years ago
- Example applications for UHD/RFNoC☆19Mar 8, 2022Updated 4 years ago
- This is a SPI Master Module Written in Verilog☆14Aug 9, 2018Updated 7 years ago
- Standalone application based on ADI hdl and no_OS for ANTSDR.☆23Mar 27, 2025Updated 11 months ago
- Integrated Circuit Design Laboratory(IC Lab) at 2019 Fall, NCTU. Final project is a customized 16 bits ISA processor.☆24Sep 21, 2021Updated 4 years ago
- ☆14May 30, 2021Updated 4 years ago
- Cadence Allegro && Capture CIS Database Library☆25Aug 31, 2022Updated 3 years ago
- A MCU implementation based PODES-M0O☆19Jan 31, 2020Updated 6 years ago
- 四轴无人机代码，在正点原子Firmware_F411 V1.3的基础上开发的☆23Sep 12, 2019Updated 6 years ago
- Two Verilog SPI module implementations (hard and soft) with advanced options and AXI Full Interface☆22Nov 21, 2017Updated 8 years ago
- 常用Verilog模块☆20Mar 3, 2020Updated 6 years ago
- asynchronous FIFO that support Non-symmetric aspect ratios(different read and write data widths), First-Word Fall-Through and data counte…☆26Oct 15, 2023Updated 2 years ago
- 【例程】简单的FPGA入门项目 适用于各类Cyclone 开发板☆34Dec 4, 2025Updated 3 months ago
- Wavious DDR (WDDR) Physical interface (PHY) Software☆23Feb 16, 2022Updated 4 years ago
- Tracking Denx Das u-boot with various trusted computing add-ons.☆21Oct 23, 2025Updated 4 months ago
- A PYNQ overlay demonstrating AMD RFSoC Multi-Tile Synchronization (MTS).☆35Jun 22, 2023Updated 2 years ago
- Devotes to open source FPGA☆28May 9, 2020Updated 5 years ago
- 基于STM32G474的开发板，板载CMSIS DAP下载器和USB-PD模块☆28Aug 3, 2021Updated 4 years ago
- 实现PID的几种算法：积分分离，变限积分，和可选择的不完全微分、微分先行。☆26Mar 27, 2021Updated 4 years ago
- 数字IC设计 学习笔记☆161Jan 26, 2022Updated 4 years ago
- The directory to save GD32VF103 Demo_Suites☆33Oct 31, 2020Updated 5 years ago
- A collection of debugging busses developed and presented at zipcpu.com☆44Jan 18, 2024Updated 2 years ago
- FPGA development platform for high-performance RF and digital design☆32Dec 3, 2015Updated 10 years ago
- 视频旋转（2019FPGA大赛）☆38May 5, 2020Updated 5 years ago
- A general slow DDR3 interface. Very little resource consumption. Suits for all FPGAs with 1.5V IO voltage.☆38May 7, 2024Updated last year
- 数字图像处理（冈萨雷斯）☆38Jan 19, 2024Updated 2 years ago
- linux kernel 3.13.0 研究学习 & 电子科技大学 李林 《Linux操作系统内核技术》课程PPT☆41Jul 22, 2018Updated 7 years ago