Staok/HDL-FPGA-study-and-norms external links

---

GitHub - View repository

GitHub.dev - Open in online code editor

Star history - Growth chart over time

deps.dev - Dependencies and security vulnerabilities

Gitingest - Export source code for LLM usage

Repomix - Export source code for LLM usage

uithub - Export source code for LLM usage

Close

Staok/HDL-FPGA-study-and-norms

Readme badge preview -

If you own this repo, copy the snippet below and add it to your README.md

---

Copy

[![RelatedRepos](https://img.shields.io/badge/related-repos-yellow)](https://relatedrepos.com/gh/Staok/HDL-FPGA-study-and-norms)

Close

Staok / HDL-FPGA-study-and-normsView on GitHubMore

• External links
• Readme badge

HDL & FPGA 学习和规范。CC-BY-NC-SA 4.0。

☆15Jun 9, 2023Updated 3 years ago

Alternatives and similar repositories for HDL-FPGA-study-and-norms

Users that are interested in HDL-FPGA-study-and-norms are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.

• Yongxiang-Guo / Verilog_uart_dac902

  View on GitHub
  适用于FPGA——利用串口通信接收幅度频率信息数据帧，控制DA输出相应正弦信号
  ☆10Jul 10, 2019Updated 7 years ago
• BrianHGinc / Verilog-RS232-Synch-UART-RS232-Debugger-and-PC-host-RS232-Hex-editor

  View on GitHub
  Verilog RS232 Enhanced Synch-UART & RS232 Debugger HDL core with PC host RS232 real-time Hex-editor / viewer host utility.
  ☆13Jan 15, 2022Updated 4 years ago
• zengchenglong / interview_digital_IC

  View on GitHub
  关于数字IC的笔试面试题
  ☆16Nov 17, 2019Updated 6 years ago
• bselimoglu / SoC-ZedBoard-Zynq-7000-Labs

  View on GitHub
  Hardware and Software Co-design implementations
  ☆16Dec 5, 2019Updated 6 years ago
• asicguy / spacex_uart

  View on GitHub
  Project and presentation for SpaceX Application
  ☆14Jul 21, 2017Updated 9 years ago
• Virtual machines for every use case on DigitalOcean • Ad
  Get dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
• EttusResearch / rfnoc-apps

  View on GitHub
  Example applications for UHD/RFNoC
  ☆20Mar 8, 2022Updated 4 years ago
• ptracton / UART_ECHO

  View on GitHub
  Verilog UART FIFO that will just echo back characters. Useful for testing the communications path.
  ☆13May 5, 2015Updated 11 years ago
• QianfengClarkShen / GULF-Stream

  View on GitHub
  100G Udp Link For axi Stream
  ☆17Jun 27, 2023Updated 3 years ago
• freecores / i2cslave

  View on GitHub
  I2C Slave
  ☆14Jul 17, 2014Updated 12 years ago
• Ni-ChiTing / IC_contest_cell_based_design

  View on GitHub
  ☆16May 30, 2021Updated 5 years ago
• Nancy-Chauhan / HDMI-data-streams-Spartan-6

  View on GitHub
  Transmission of HDMI Signals over Spartan 6 - XC6SLX45 . Transmission of High-Definition Multimedia Interface (HDMI) and Digital Visual …
  ☆13Feb 13, 2020Updated 6 years ago
• CospanDesign / nysa-sdio-device

  View on GitHub
  SDIO Device Verilog Core
  ☆25Jul 25, 2018Updated 8 years ago
• sanjeevlcc / notes_2081

  View on GitHub
  This repo contains college notes, assignments, labs etc related the university PU and TU.
  ☆10Oct 31, 2026Updated last week
• yuxiang660 / learning-verilog

  View on GitHub
  Verilog数字系统设计教程-读书笔记
  ☆10Jun 30, 2020Updated 6 years ago
• Deploy to Railway using AI coding agents - Free Credits Offer • Ad
  Use Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
• ntwong0 / verilog-spi

  View on GitHub
  This is a SPI Master Module Written in Verilog
  ☆14Aug 9, 2018Updated 8 years ago
• ian688t6 / FM175XXREADER

  View on GitHub
  ☆11Mar 20, 2019Updated 7 years ago
• CospanDesign / verilog_ppfifo_demo

  View on GitHub
  Simple demo showing how to use the ping pong FIFO
  ☆17May 2, 2016Updated 10 years ago
• hjking / mydotfiles

  View on GitHub
  my rc files
  ☆12Mar 16, 2016Updated 10 years ago
• JF-Tan / Takk_Zynq_Labs

  View on GitHub
  This is just for Takk_Zynq_Labs test.
  ☆27Jan 14, 2022Updated 4 years ago
• WayneGong / Verilog_Module

  View on GitHub
  常用Verilog模块
  ☆22Mar 3, 2020Updated 6 years ago
• MicroPhase / antsdr_standalone

  View on GitHub
  Standalone application based on ADI hdl and no_OS for ANTSDR.
  ☆30Mar 27, 2025Updated last year
• harpreetbhatia / sv_practice

  View on GitHub
  Practice exercises for SystemVerilog, UVM ..
  ☆29Jun 7, 2020Updated 6 years ago
• dhia-zerrari / nano4k_hdmi_tx

  View on GitHub
  Open-source HDMI/DVI transmitter for the Gowin GW1NSR-powered Tang Nano 4K
  ☆23Sep 8, 2022Updated 4 years ago
• Deploy to Railway using AI coding agents - Free Credits Offer • Ad
  Use Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
• XianBeiTuoBaFeng2015 / MySlides

  View on GitHub
  My Slides
  ☆17Jun 10, 2025Updated last year
• Neyzoter / Stress-Monitor-Based-on-NB-IoT

  View on GitHub
  The codes of my graduation project , stress monitor based on NB-IoT,which is for STM32L1 and can be opened by Keil_MDK.
  ☆12Jul 30, 2018Updated 8 years ago
• CodeAlanqian / Shared-docs

  View on GitHub
  培训资料
  ☆17Apr 2, 2024Updated 2 years ago
• lincanbin / STM32-TEA-Encryption-Recorder

  View on GitHub
  A STM32 encryption recorder that use Tiny Encryption Algorithm.
  ☆16Jun 13, 2015Updated 11 years ago
• aprgl / fx3

  View on GitHub
  USB interface for FPGA using a the Cypress FX3
  ☆20Mar 24, 2020Updated 6 years ago
• kumarrishav14 / AMBA_APB

  View on GitHub
  To design test bench of the APB protocol
  ☆21Dec 30, 2020Updated 5 years ago
• Daniel-GGB / My-Digital-IC-Library

  View on GitHub
  我的数字IC厂库：Verilog HDL; System Vreilog; UVM; ModelSim; Quartus II;
  ☆134Dec 15, 2021Updated 4 years ago
• openFPGA666 / FpgaGuide

  View on GitHub
  分享FPGA开发知识、优秀文章、学习网站以及开源项目。本项目收集了github中许多FPGA开源项目。
  ☆894Apr 21, 2023Updated 3 years ago
• waviousllc / wav-lpddr-sw

  View on GitHub
  Wavious DDR (WDDR) Physical interface (PHY) Software
  ☆27Feb 16, 2022Updated 4 years ago
• Wordpress hosting with auto-scaling - Free Trial Offer • Ad
  Fully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
• Xilinx / RFSoC-MTS

  View on GitHub
  A PYNQ overlay demonstrating AMD RFSoC Multi-Tile Synchronization (MTS).
  ☆43Jun 22, 2023Updated 3 years ago
• taichi-ishitani / tvip-common

  View on GitHub
  ☆15Jun 27, 2024Updated 2 years ago
• oscourse-tsinghua / undergraduate-zwpu2019

  View on GitHub
  http://os.cs.tsinghua.edu.cn/research/undergraduate/zwpu2019
  ☆12Jun 7, 2019Updated 7 years ago
• pretoriusdre / similarpanda

  View on GitHub
  A tool to compare differences between dataframes and create a differences report in Excel
  ☆29Updated this week
• Crazepony / cleanflight

  View on GitHub
  Clean-code version of the baseflight flight controller firmware
  ☆13Mar 4, 2016Updated 10 years ago
• riscv-mcu / GD32VF103_Demo_Suites

  View on GitHub
  The directory to save GD32VF103 Demo_Suites
  ☆33Oct 31, 2020Updated 6 years ago
• apachecn / awesome-gb-dev-zh

  View on GitHub
  GB 开发资源列表
  ☆19Dec 14, 2022Updated 3 years ago