Staok/HDL-FPGA-study-and-norms external links

---

GitHub - View repository

GitHub.dev - Open in online code editor

Star history - Growth chart over time

deps.dev - Dependencies and security vulnerabilities

Gitingest - Export source code for LLM usage

Repomix - Export source code for LLM usage

uithub - Export source code for LLM usage

Close

Staok/HDL-FPGA-study-and-norms

Readme badge preview -

If you own this repo, copy the snippet below and add it to your README.md

---

Copy

[![RelatedRepos](https://img.shields.io/badge/related-repos-yellow)](https://relatedrepos.com/gh/Staok/HDL-FPGA-study-and-norms)

Close

Staok / HDL-FPGA-study-and-normsView on GitHubMore

• External links
• Readme badge

HDL & FPGA 学习和规范。CC-BY-NC-SA 4.0。

☆15Jun 9, 2023Updated 2 years ago

Alternatives and similar repositories for HDL-FPGA-study-and-norms

Users that are interested in HDL-FPGA-study-and-norms are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.

• AmberHeart / STM32F407_Buzzer_Muisc_Player

  View on GitHub
  基于stm32f407实现了蜂鸣器音乐盒，内含三首歌曲，同时支持用电位器旋钮调整音量，按键控制，通过板载显示器显示当前的歌曲专辑封面、歌名、进度和音量，通过串口输出对应的内部程序运行信息
  ☆12Jan 22, 2024Updated 2 years ago
• FLHonker / Learning-opencv

  View on GitHub
  Leaninig OpenCV 学习笔记，源码。
  ☆11Nov 23, 2018Updated 7 years ago
• Yongxiang-Guo / Verilog_uart_dac902

  View on GitHub
  适用于FPGA——利用串口通信接收幅度频率信息数据帧，控制DA输出相应正弦信号
  ☆10Jul 10, 2019Updated 6 years ago
• whik / UART_Demo_Verilog

  View on GitHub
  基于Verilog实现的串口发送程序，带奇偶校验位。
  ☆12Aug 23, 2019Updated 6 years ago
• Staok / coding-style-and-more

  View on GitHub
  C 编写规范和其他。永远地不定期更新。CC-BY-NC-SA 4.0。
  ☆42Jan 14, 2026Updated 2 months ago
• 1-Click AI Models by DigitalOcean Gradient • Ad
  Deploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click and start building anything your business needs.
• zengchenglong / interview_digital_IC

  View on GitHub
  关于数字IC的笔试面试题
  ☆14Nov 17, 2019Updated 6 years ago
• BrianHGinc / Verilog-RS232-Synch-UART-RS232-Debugger-and-PC-host-RS232-Hex-editor

  View on GitHub
  Verilog RS232 Enhanced Synch-UART & RS232 Debugger HDL core with PC host RS232 real-time Hex-editor / viewer host utility.
  ☆12Jan 15, 2022Updated 4 years ago
• hanwckf / linux-rk3328-box

  View on GitHub
  ☆14May 21, 2019Updated 6 years ago
• EttusResearch / rfnoc-apps

  View on GitHub
  Example applications for UHD/RFNoC
  ☆19Mar 8, 2022Updated 4 years ago
• asicguy / spacex_uart

  View on GitHub
  Project and presentation for SpaceX Application
  ☆14Jul 21, 2017Updated 8 years ago
• jkelley / irig-decoder

  View on GitHub
  Firmware IRIG-B decoder
  ☆28Dec 14, 2022Updated 3 years ago
• ypctw / ICDC-undergrad

  View on GitHub
  Integrated Circuit Design Contest (ICDC) - 大學院校積體電路設計競賽
  ☆24Apr 20, 2022Updated 3 years ago
• TheBigWazz / wazz-natsumi-setup-guide

  View on GitHub
  Guide for my personal Natsumi setup
  ☆25Nov 30, 2025Updated 4 months ago
• bravekingzhang / inote

  View on GitHub
  基于艾宾浩斯记忆遗忘曲线的复习笔记
  ☆29Jan 9, 2019Updated 7 years ago
• DigitalOcean Gradient AI Platform • Ad
  Build production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
• Nancy-Chauhan / HDMI-data-streams-Spartan-6

  View on GitHub
  Transmission of HDMI Signals over Spartan 6 - XC6SLX45 . Transmission of High-Definition Multimedia Interface (HDMI) and Digital Visual …
  ☆13Feb 13, 2020Updated 6 years ago
• CospanDesign / verilog_ppfifo_demo

  View on GitHub
  Simple demo showing how to use the ping pong FIFO
  ☆16May 2, 2016Updated 9 years ago
• zli87 / Integrated_Circuit_Design_Laboratory_IC_Lab

  View on GitHub
  Integrated Circuit Design Laboratory(IC Lab) at 2019 Fall, NCTU. Final project is a customized 16 bits ISA processor.
  ☆24Sep 21, 2021Updated 4 years ago
• ptracton / UART_ECHO

  View on GitHub
  Verilog UART FIFO that will just echo back characters. Useful for testing the communications path.
  ☆13May 5, 2015Updated 10 years ago
• freecores / i2cslave

  View on GitHub
  I2C Slave
  ☆14Jul 17, 2014Updated 11 years ago
• MicroPhase / antsdr_standalone

  View on GitHub
  Standalone application based on ADI hdl and no_OS for ANTSDR.
  ☆24Mar 27, 2025Updated last year
• CospanDesign / nysa-sdio-device

  View on GitHub
  SDIO Device Verilog Core
  ☆24Jul 25, 2018Updated 7 years ago
• Ni-ChiTing / IC_contest_cell_based_design

  View on GitHub
  ☆15May 30, 2021Updated 4 years ago
• strath-sdr / rfsoc_qsfp_offload

  View on GitHub
  RFSoC QSFP Data Offload Design with GNU Radio
  ☆28Mar 16, 2026Updated 2 weeks ago
• Managed hosting for WordPress and PHP on Cloudways • Ad
  Managed hosting with the flexibility to host WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Cloudways by DigitalOcean.
• Staok / pid_realize

  View on GitHub
  实现PID的几种算法：积分分离，变限积分，和可选择的不完全微分、微分先行。
  ☆26Mar 27, 2021Updated 5 years ago
• sunyata000 / AMY_MCU

  View on GitHub
  A MCU implementation based PODES-M0O
  ☆19Jan 31, 2020Updated 6 years ago
• MrOwenovo / KarGoBangWebServer

  View on GitHub
  三维四子棋web服务器，主要是联机和登录等后端部分
  ☆30Dec 13, 2023Updated 2 years ago
• fourierer / ffmpeg

  View on GitHub
  Just for learning ffmpeg
  ☆13Jul 11, 2022Updated 3 years ago
• lijinlong21549 / STM32G474_board

  View on GitHub
  基于STM32G474的开发板，板载CMSIS DAP下载器和USB-PD模块
  ☆27Aug 3, 2021Updated 4 years ago
• wushy / chmsee

  View on GitHub
  HTML Help viewer for Unix/Linux
  ☆23Sep 30, 2017Updated 8 years ago
• Wissance / QuickSPI

  View on GitHub
  Two Verilog SPI module implementations (hard and soft) with advanced options and AXI Full Interface
  ☆22Nov 21, 2017Updated 8 years ago
• MasterPu2020 / IC-design-general

  View on GitHub
  数字IC设计笔试相关的一些电路代码
  ☆15Sep 22, 2023Updated 2 years ago
• zx3xyy / auto-xuetangx

  View on GitHub
  学堂在线自动播放脚本
  ☆10May 11, 2018Updated 7 years ago
• Managed Kubernetes at scale on DigitalOcean • Ad
  DigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
• Xilinx / RFSoC-MTS

  View on GitHub
  A PYNQ overlay demonstrating AMD RFSoC Multi-Tile Synchronization (MTS).
  ☆37Jun 22, 2023Updated 2 years ago
• ntwong0 / verilog-spi

  View on GitHub
  This is a SPI Master Module Written in Verilog
  ☆14Aug 9, 2018Updated 7 years ago
• facebook / openbmc-uboot

  View on GitHub
  Tracking Denx Das u-boot with various trusted computing add-ons.
  ☆21Oct 23, 2025Updated 5 months ago
• cisco / exact-capture

  View on GitHub
  Exablaze High Rate Capture Software
  ☆30Aug 14, 2023Updated 2 years ago
• lglglglgy / FPGA_smart_car

  View on GitHub
  FPGA小车， 功能： 自动变速，VGA实时画面输出，目标识别，目标跟踪
  ☆22Jun 30, 2025Updated 9 months ago
• kumarrishav14 / AMBA_APB

  View on GitHub
  To design test bench of the APB protocol
  ☆18Dec 30, 2020Updated 5 years ago
• JF-Tan / Takk_Zynq_Labs

  View on GitHub
  This is just for Takk_Zynq_Labs test.
  ☆27Jan 14, 2022Updated 4 years ago