Staok/HDL-FPGA-study-and-norms external links

---

GitHub - View repository

GitHub.dev - Open in online code editor

Star history - Growth chart over time

deps.dev - Dependencies and security vulnerabilities

Gitingest - Export source code for LLM usage

Repomix - Export source code for LLM usage

uithub - Export source code for LLM usage

Close

Staok/HDL-FPGA-study-and-norms

Readme badge preview -

If you own this repo, copy the snippet below and add it to your README.md

---

Copy

[![RelatedRepos](https://img.shields.io/badge/related-repos-yellow)](https://relatedrepos.com/gh/Staok/HDL-FPGA-study-and-norms)

Close

Staok / HDL-FPGA-study-and-normsView on GitHubMore

• External links
• Readme badge

HDL & FPGA 学习和规范。CC-BY-NC-SA 4.0。

☆15Jun 9, 2023Updated 3 years ago

Alternatives and similar repositories for HDL-FPGA-study-and-norms

Users that are interested in HDL-FPGA-study-and-norms are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.

• FLHonker / Learning-opencv

  View on GitHub
  Leaninig OpenCV 学习笔记，源码。
  ☆11Nov 23, 2018Updated 7 years ago
• Yongxiang-Guo / Verilog_uart_dac902

  View on GitHub
  适用于FPGA——利用串口通信接收幅度频率信息数据帧，控制DA输出相应正弦信号
  ☆10Jul 10, 2019Updated 6 years ago
• zengchenglong / interview_digital_IC

  View on GitHub
  关于数字IC的笔试面试题
  ☆15Nov 17, 2019Updated 6 years ago
• Staok / coding-style-and-more

  View on GitHub
  C 编写规范和其他。CC-BY-NC-SA 4.0。
  ☆42Jan 14, 2026Updated 5 months ago
• BrianHGinc / Verilog-RS232-Synch-UART-RS232-Debugger-and-PC-host-RS232-Hex-editor

  View on GitHub
  Verilog RS232 Enhanced Synch-UART & RS232 Debugger HDL core with PC host RS232 real-time Hex-editor / viewer host utility.
  ☆12Jan 15, 2022Updated 4 years ago
• Deploy to Railway using AI coding agents - Free Credits Offer • Ad
  Use Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
• hanwckf / linux-rk3328-box

  View on GitHub
  ☆13May 21, 2019Updated 7 years ago
• EttusResearch / rfnoc-apps

  View on GitHub
  Example applications for UHD/RFNoC
  ☆20Mar 8, 2022Updated 4 years ago
• asicguy / spacex_uart

  View on GitHub
  Project and presentation for SpaceX Application
  ☆14Jul 21, 2017Updated 8 years ago
• jkelley / irig-decoder

  View on GitHub
  Firmware IRIG-B decoder
  ☆29Dec 14, 2022Updated 3 years ago
• ypctw / ICDC-undergrad

  View on GitHub
  Integrated Circuit Design Contest (ICDC) - 大學院校積體電路設計競賽
  ☆25Apr 20, 2022Updated 4 years ago
• Nancy-Chauhan / HDMI-data-streams-Spartan-6

  View on GitHub
  Transmission of HDMI Signals over Spartan 6 - XC6SLX45 . Transmission of High-Definition Multimedia Interface (HDMI) and Digital Visual …
  ☆13Feb 13, 2020Updated 6 years ago
• zli87 / Integrated_Circuit_Design_Laboratory_IC_Lab

  View on GitHub
  Integrated Circuit Design Laboratory(IC Lab) at 2019 Fall, NCTU. Final project is a customized 16 bits ISA processor.
  ☆24Sep 21, 2021Updated 4 years ago
• ptracton / UART_ECHO

  View on GitHub
  Verilog UART FIFO that will just echo back characters. Useful for testing the communications path.
  ☆13May 5, 2015Updated 11 years ago
• freecores / i2cslave

  View on GitHub
  I2C Slave
  ☆14Jul 17, 2014Updated 11 years ago
• Managed hosting for WordPress and PHP on Cloudways • Ad
  Managed hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
• MicroPhase / antsdr_standalone

  View on GitHub
  Standalone application based on ADI hdl and no_OS for ANTSDR.
  ☆29Mar 27, 2025Updated last year
• CospanDesign / nysa-sdio-device

  View on GitHub
  SDIO Device Verilog Core
  ☆24Jul 25, 2018Updated 7 years ago
• Ni-ChiTing / IC_contest_cell_based_design

  View on GitHub
  ☆16May 30, 2021Updated 5 years ago
• CospanDesign / verilog_ppfifo_demo

  View on GitHub
  Simple demo showing how to use the ping pong FIFO
  ☆17May 2, 2016Updated 10 years ago
• strath-sdr / rfsoc_qsfp_offload

  View on GitHub
  RFSoC QSFP Data Offload Design with GNU Radio
  ☆30Mar 16, 2026Updated 3 months ago
• Staok / pid_realize

  View on GitHub
  实现PID的几种算法：积分分离，变限积分，和可选择的不完全微分、微分先行。
  ☆26Mar 27, 2021Updated 5 years ago
• sunyata000 / AMY_MCU

  View on GitHub
  A MCU implementation based PODES-M0O
  ☆19Jan 31, 2020Updated 6 years ago
• wushy / chmsee

  View on GitHub
  HTML Help viewer for Unix/Linux
  ☆23Sep 30, 2017Updated 8 years ago
• Wissance / QuickSPI

  View on GitHub
  Two Verilog SPI module implementations (hard and soft) with advanced options and AXI Full Interface
  ☆22Nov 21, 2017Updated 8 years ago
• Open source password manager - Proton Pass • Ad
  Securely store, share, and autofill your credentials with Proton Pass, the end-to-end encrypted password manager trusted by millions.
• MasterPu2020 / IC-design-general

  View on GitHub
  数字IC设计笔试相关的一些电路代码
  ☆16Sep 22, 2023Updated 2 years ago
• lijinlong21549 / STM32G474_board

  View on GitHub
  基于STM32G474的开发板，板载CMSIS DAP下载器和USB-PD模块
  ☆29Aug 3, 2021Updated 4 years ago
• Xilinx / RFSoC-MTS

  View on GitHub
  A PYNQ overlay demonstrating AMD RFSoC Multi-Tile Synchronization (MTS).
  ☆40Jun 22, 2023Updated 3 years ago
• ntwong0 / verilog-spi

  View on GitHub
  This is a SPI Master Module Written in Verilog
  ☆14Aug 9, 2018Updated 7 years ago
• facebook / openbmc-uboot

  View on GitHub
  Tracking Denx Das u-boot with various trusted computing add-ons.
  ☆21Jun 17, 2026Updated 3 weeks ago
• lglglglgy / FPGA_smart_car

  View on GitHub
  FPGA小车， 功能： 自动变速，VGA实时画面输出，目标识别，目标跟踪
  ☆22Jun 30, 2025Updated last year
• kumarrishav14 / AMBA_APB

  View on GitHub
  To design test bench of the APB protocol
  ☆21Dec 30, 2020Updated 5 years ago
• JF-Tan / Takk_Zynq_Labs

  View on GitHub
  This is just for Takk_Zynq_Labs test.
  ☆27Jan 14, 2022Updated 4 years ago
• Mark-Zhao-9527 / QT-Qplayer

  View on GitHub
  快播播放器的小DEMO，可以播放本地视频，也可以播放远程服务器的视频。
  ☆10Jun 2, 2021Updated 5 years ago
• Deploy to Railway using AI coding agents - Free Credits Offer • Ad
  Use Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
• CodeAlanqian / Shared-docs

  View on GitHub
  培训资料
  ☆17Apr 2, 2024Updated 2 years ago
• thu-cs-lab / verilog-coding-standard

  View on GitHub
  Recommended coding standard of Verilog and SystemVerilog.
  ☆37Oct 21, 2021Updated 4 years ago
• WayneGong / Verilog_Module

  View on GitHub
  常用Verilog模块
  ☆21Mar 3, 2020Updated 6 years ago
• XiaoSenLuo / CadenceLibrary

  View on GitHub
  Cadence Allegro && Capture CIS Database Library
  ☆28Aug 31, 2022Updated 3 years ago
• Staok / protection-circuits

  View on GitHub
  对保护电路中的过流、过压、软起动、防反接、通讯和信号隔离、电平转换、防共地干扰、TVS瞬态抑制、共模抑制和电磁兼容做一个大总结
  ☆40Apr 20, 2023Updated 3 years ago
• waviousllc / wav-lpddr-sw

  View on GitHub
  Wavious DDR (WDDR) Physical interface (PHY) Software
  ☆26Feb 16, 2022Updated 4 years ago
• wuzulie / Firmware_F411

  View on GitHub
  四轴无人机代码，在正点原子Firmware_F411 V1.3的基础上开发的
  ☆23Sep 12, 2019Updated 6 years ago