HDL & FPGA 学习和规范。CC-BY-NC-SA 4.0。
☆15Jun 9, 2023Updated 3 years ago
Alternatives and similar repositories for HDL-FPGA-study-and-norms
Users that are interested in HDL-FPGA-study-and-norms are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- 基于stm32f407实现了蜂鸣器音乐盒，内含三首歌曲，同时支持用电位器旋钮调整音量，按键控制，通过板载显示器显示当前的歌曲专辑封面、歌名、进度和音量，通过串口输出对应的内部程序运行信息☆12Jan 22, 2024Updated 2 years ago
- Leaninig OpenCV 学习笔记，源码。☆11Nov 23, 2018Updated 7 years ago
- 适用于FPGA——利用串口通信接收幅度频率信息数据帧，控制DA输出相应正弦信号☆10Jul 10, 2019Updated 7 years ago
- C 编写规范和其他。CC-BY-NC-SA 4.0。☆42Jan 14, 2026Updated 6 months ago
- 关于数字IC的笔试面试题☆15Nov 17, 2019Updated 6 years ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- Verilog RS232 Enhanced Synch-UART & RS232 Debugger HDL core with PC host RS232 real-time Hex-editor / viewer host utility.☆13Jan 15, 2022Updated 4 years ago
- ☆13May 21, 2019Updated 7 years ago
- 基于Verilog实现的串口发送程序，带奇偶校验位。☆12Aug 23, 2019Updated 6 years ago
- Firmware IRIG-B decoder☆29Dec 14, 2022Updated 3 years ago
- Example applications for UHD/RFNoC☆20Mar 8, 2022Updated 4 years ago
- Project and presentation for SpaceX Application☆14Jul 21, 2017Updated 9 years ago
- 基于艾宾浩斯记忆遗忘曲线的复习笔记☆30Jan 9, 2019Updated 7 years ago
- Integrated Circuit Design Contest (ICDC) - 大學院校積體電路設計競賽☆25Apr 20, 2022Updated 4 years ago
- 100G Udp Link For axi Stream☆17Jun 27, 2023Updated 3 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- Hardware and Software Co-design implementations☆16Dec 5, 2019Updated 6 years ago
- Transmission of HDMI Signals over Spartan 6 - XC6SLX45 . Transmission of High-Definition Multimedia Interface (HDMI) and Digital Visual …☆13Feb 13, 2020Updated 6 years ago
- ☆16May 30, 2021Updated 5 years ago
- Verilog UART FIFO that will just echo back characters. Useful for testing the communications path.☆13May 5, 2015Updated 11 years ago
- I2C Slave☆14Jul 17, 2014Updated 12 years ago
- SDIO Device Verilog Core☆24Jul 25, 2018Updated 8 years ago
- Simple demo showing how to use the ping pong FIFO☆17May 2, 2016Updated 10 years ago
- Integrated Circuit Design Laboratory(IC Lab) at 2019 Fall, NCTU. Final project is a customized 16 bits ISA processor.☆24Sep 21, 2021Updated 4 years ago
- 三维四子棋web服务器，主要是联机和登录等后端部分☆30Dec 13, 2023Updated 2 years ago
- GPUs on demand by Runpod - Special Offer Available • AdRun AI, ML, and HPC workloads on powerful cloud GPUs—without limits or wasted spend. Deploy GPUs in under a minute and pay by the second.
- A MCU implementation based PODES-M0O☆19Jan 31, 2020Updated 6 years ago
- HTML Help viewer for Unix/Linux☆23Sep 30, 2017Updated 8 years ago
- Just for learning ffmpeg☆13Jul 11, 2022Updated 4 years ago
- 基于STM32G474的开发板，板载CMSIS DAP下载器和USB-PD模块☆29Aug 3, 2021Updated 4 years ago
- Two Verilog SPI module implementations (hard and soft) with advanced options and AXI Full Interface☆22Nov 21, 2017Updated 8 years ago
- To design test bench of the APB protocol☆21Dec 30, 2020Updated 5 years ago
- Exablaze High Rate Capture Software☆30Aug 14, 2023Updated 2 years ago
- This is a SPI Master Module Written in Verilog☆14Aug 9, 2018Updated 7 years ago
- Tracking Denx Das u-boot with various trusted computing add-ons.☆21Jun 17, 2026Updated last month
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- 实现PID的几种算法：积分分离，变限积分，和可选择的不完全微分、微分先行。☆26Mar 27, 2021Updated 5 years ago
- 快播播放器的小DEMO，可以播放本地视频，也可以播放远程服务器的视频。☆10Jun 2, 2021Updated 5 years ago
- 介绍和罗列关于硬件设计所需要考虑的各个方面。纯个人经验总结，非科班念经。永远地不定期更新。CC-BY-NC-SA 4.0。☆158Jan 14, 2026Updated 6 months ago
- Standalone application based on ADI hdl and no_OS for ANTSDR.☆28Mar 27, 2025Updated last year
- Cadence Allegro && Capture CIS Database Library☆29Aug 31, 2022Updated 3 years ago
- 常用Verilog模块☆21Mar 3, 2020Updated 6 years ago
- 培训资料☆17Apr 2, 2024Updated 2 years ago