Staok / HDL-FPGA-study-and-normsView external linksLinks
HDL & FPGA 学习和规范。CC-BY-NC-SA 4.0。
☆15Jun 9, 2023Updated 2 years ago
Alternatives and similar repositories for HDL-FPGA-study-and-norms
Users that are interested in HDL-FPGA-study-and-norms are comparing it to the libraries listed below
Sorting:
- 适用于FPGA——利用串口通信接收幅度频率信息数据帧，控制DA输出相应正弦信号☆10Jul 10, 2019Updated 6 years ago
- C 编写规范和其他。永远地不定期更新。CC-BY-NC-SA 4.0。☆42Jan 14, 2026Updated last month
- Verilog RS232 Enhanced Synch-UART & RS232 Debugger HDL core with PC host RS232 real-time Hex-editor / viewer host utility.☆11Jan 15, 2022Updated 4 years ago
- 数字IC设计笔试相关的一些电路代码☆15Sep 22, 2023Updated 2 years ago
- I2C Slave☆14Jul 17, 2014Updated 11 years ago
- Leaninig OpenCV 学习笔记，源码。☆11Nov 23, 2018Updated 7 years ago
- 关于数字IC的笔试面试题☆14Nov 17, 2019Updated 6 years ago
- FPGA小车， 功能： 自动变速，VGA实时画面输出，目标识别，目标跟踪☆22Jun 30, 2025Updated 7 months ago
- Transmission of HDMI Signals over Spartan 6 - XC6SLX45 . Transmission of High-Definition Multimedia Interface (HDMI) and Digital Visual …☆13Feb 13, 2020Updated 6 years ago
- Project and presentation for SpaceX Application☆14Jul 21, 2017Updated 8 years ago
- ☆14May 21, 2019Updated 6 years ago
- To design test bench of the APB protocol☆18Dec 30, 2020Updated 5 years ago
- Verilog UART FIFO that will just echo back characters. Useful for testing the communications path.☆13May 5, 2015Updated 10 years ago
- Integrated Circuit Design Contest (ICDC) - 大學院校積體電路設計競賽☆22Apr 20, 2022Updated 3 years ago
- Learn ARM with Resources☆16Aug 18, 2012Updated 13 years ago
- Example applications for UHD/RFNoC☆19Mar 8, 2022Updated 3 years ago
- This is a SPI Master Module Written in Verilog☆14Aug 9, 2018Updated 7 years ago
- Integrated Circuit Design Laboratory(IC Lab) at 2019 Fall, NCTU. Final project is a customized 16 bits ISA processor.☆24Sep 21, 2021Updated 4 years ago
- ☆14May 30, 2021Updated 4 years ago
- Python实现学堂在线答案爬取☆18Jan 3, 2022Updated 4 years ago
- Cadence Allegro && Capture CIS Database Library☆25Aug 31, 2022Updated 3 years ago
- Two Verilog SPI module implementations (hard and soft) with advanced options and AXI Full Interface☆21Nov 21, 2017Updated 8 years ago
- 四轴无人机代码，在正点原子Firmware_F411 V1.3的基础上开发的☆23Sep 12, 2019Updated 6 years ago
- asynchronous FIFO that support Non-symmetric aspect ratios(different read and write data widths), First-Word Fall-Through and data counte…☆26Oct 15, 2023Updated 2 years ago
- Wavious DDR (WDDR) Physical interface (PHY) Software☆23Feb 16, 2022Updated 4 years ago
- 常用Verilog模块☆20Mar 3, 2020Updated 5 years ago
- RFSoC QSFP Data Offload Design with GNU Radio☆26Nov 21, 2024Updated last year
- A PYNQ overlay demonstrating AMD RFSoC Multi-Tile Synchronization (MTS).☆33Jun 22, 2023Updated 2 years ago
- Tracking Denx Das u-boot with various trusted computing add-ons.☆21Oct 23, 2025Updated 3 months ago
- Devotes to open source FPGA☆28May 9, 2020Updated 5 years ago
- Recommended coding standard of Verilog and SystemVerilog.☆36Oct 21, 2021Updated 4 years ago
- SDIO Device Verilog Core☆24Jul 25, 2018Updated 7 years ago
- The project includes codes, specification, presentation and other information.☆26Feb 2, 2026Updated 2 weeks ago
- 实现PID的几种算法：积分分离，变限积分，和可选择的不完全微分、微分先行。☆25Mar 27, 2021Updated 4 years ago
- Python flat bill-of-material program based on Excel files☆33Aug 14, 2025Updated 6 months ago
- A tool to compare differences between dataframes and create a differences report in Excel☆29Apr 19, 2025Updated 9 months ago
- This is just for Takk_Zynq_Labs test.☆27Jan 14, 2022Updated 4 years ago
- 【例程】国产高云FPGA 开发板及其工程☆43Feb 2, 2026Updated 2 weeks ago
- ☆145Nov 7, 2019Updated 6 years ago