ahesse93 / RedPitaya_LockInAmplifier
A lock in amplifier running on the RedPitaya's FPGA
☆11Updated 6 years ago
Alternatives and similar repositories for RedPitaya_LockInAmplifier:
Users that are interested in RedPitaya_LockInAmplifier are comparing it to the libraries listed below
- FPGA code for reading Hamamatsu C9100 data over cameralink using SPEXI FPGA card.☆19Updated 9 years ago
- Time to Digital Converter on an FPGA☆14Updated 4 years ago
- A Time to Digital Converter (TDC) on a Xilinx Virtex 5 FPGA.☆20Updated 7 years ago
- A fast high-resolution time-to-digital converter in the Red Pitaya Zynq-7010 SoC☆55Updated 3 years ago
- A 26ps RMS time-to-digital converter (TDC) core for Spartan-6 FPGAs☆59Updated 10 years ago
- FPGA Technology Exchange Group相关文件管理☆43Updated last year
- Xilinx FPGA, ADC344X, AD9252, 14x 12x Serdes, LVDS☆48Updated 2 years ago
- Verilog Modules for a Digital PI Controller implemented on a Digilent NEXYS 4-DDR FPGA☆30Updated 4 years ago
- JESD204b modules in VHDL☆29Updated 5 years ago
- Verilog implementation of a tapped delay line TDC☆38Updated 6 years ago
- kintex7 ov13850 fpga mipi camera☆18Updated last year
- FPGA和USB3.0桥片实现USB3.0通信☆59Updated 3 years ago
- MIPI CSI-2 Camera Sensor Receiver V2 Verilog HDL implementation For any generic FPGA. Tested with IMX219 IMX477 on Lattice Crosslink NX w…☆50Updated this week
- Implementation of tappped delay line TDC on FPGA☆13Updated 2 years ago
- FIR filter implementation☆23Updated 4 years ago
- 基于FPGA的三速以太网UDP协议栈设计☆22Updated 10 months ago
- Interface Protocol in Verilog☆49Updated 5 years ago
- USB2.0 Verilog☆17Updated 5 years ago
- Demosaic (Bilinear)☆9Updated 10 years ago
- Delta-sigma ADC,PDM audio FPGA Implementation☆69Updated 2 years ago
- AXI4-Stream FIR filter IP☆13Updated 2 years ago
- FMC card to allow interfacing Xilinx FPGA boards with Jetson TX2 or TX1 via CSI-2 camera interface☆16Updated last year
- SEA-S7_gesture recognition☆15Updated 4 years ago
- 基于FPGA的FFT☆12Updated 5 years ago
- AD7606 driver verilog☆37Updated 5 years ago
- Verilog code for an efficient and scalable DFT calculator (using the FFT algorithm). Meant to be implemented on an Intel DE10-Lite FPGA d…☆14Updated 4 years ago
- FPGA based 30ps RMS TDCs☆82Updated 6 years ago
- ☆10Updated 2 years ago
- Implementation of JESD204B Transport Layer & part of Data Link Layer☆31Updated 3 years ago
- ☆28Updated 5 years ago