ahesse93 / RedPitaya_LockInAmplifierLinks
A lock in amplifier running on the RedPitaya's FPGA
☆16Updated 7 years ago
Alternatives and similar repositories for RedPitaya_LockInAmplifier
Users that are interested in RedPitaya_LockInAmplifier are comparing it to the libraries listed below
Sorting:
- Repository for the development of an FPGA based DSP Lock-In Amplifier☆71Updated 2 years ago
- Time to Digital Converter on an FPGA☆18Updated 5 years ago
- A fast high-resolution time-to-digital converter in the Red Pitaya Zynq-7010 SoC☆71Updated 4 years ago
- FPGA code for reading Hamamatsu C9100 data over cameralink using SPEXI FPGA card.☆22Updated 10 years ago
- Xilinx FPGA, ADC344X, AD9252, 14x 12x Serdes, LVDS☆62Updated 3 years ago
- FMC card to allow interfacing Xilinx FPGA boards with Jetson TX2 or TX1 via CSI-2 camera interface☆20Updated 2 years ago
- Delta-sigma ADC,PDM audio FPGA Implementation☆73Updated 3 years ago
- FPGA based 30ps RMS TDCs☆91Updated 7 years ago
- A 26ps RMS time-to-digital converter (TDC) core for Spartan-6 FPGAs☆68Updated 11 years ago
- ☆23Updated 9 months ago
- A Time to Digital Converter (TDC) on a Xilinx Virtex 5 FPGA.☆23Updated 8 years ago
- 基于FPGA的FFT☆19Updated 6 years ago
- Integration on PL side of Zynq7000 for PYNQ framework of common industrial devices (GPIO, I2C, SPI and UART)☆38Updated 4 years ago
- Verilog implementation of a tapped delay line TDC☆46Updated 7 years ago
- FIR filter implementation☆29Updated 5 years ago
- AMC module with Xilinx RF-SoC and two analog front-end mezzanines for SDR and quantum applications☆42Updated 3 years ago
- Verilog Modules for a Digital PI Controller implemented on a Digilent NEXYS 4-DDR FPGA☆32Updated 5 years ago
- Gowin USB3.0 Device Controller IP☆15Updated last year
- kintex7 ov13850 fpga mipi camera☆20Updated 2 months ago
- This is use FPGA of Xilinx ZYNQ-7000 ZC702☆17Updated 8 years ago
- 使用DDS芯片AD9914产生线性扫频信号☆12Updated 5 years ago
- Interfacing ZYNQ SoC device with ADC, Transferring data through DMA and LwIP☆59Updated 4 years ago
- Implementation of tappped delay line TDC on FPGA☆13Updated 3 years ago
- An HDL design for sending data over Ethernet☆49Updated 4 months ago
- Advanced DAQ Tools for the RedPitaya (STEMlab 125-14)☆44Updated last month
- SEA-S7_gesture recognition☆17Updated 5 years ago
- Implementation and test of reusable sigma-delta A/D converters written in SystemVerilog on a MAX10 FPGA with minimal external components☆78Updated 3 years ago
- Fixed Point Kalman filter for fpga☆23Updated 5 years ago
- USB 2.0 Device IP Core☆74Updated 8 years ago
- An FPGA-based HDMI display controller. 基于FPGA的HDMI显示控制器☆93Updated last year