ahesse93 / RedPitaya_LockInAmplifierLinks
A lock in amplifier running on the RedPitaya's FPGA
☆16Updated 7 years ago
Alternatives and similar repositories for RedPitaya_LockInAmplifier
Users that are interested in RedPitaya_LockInAmplifier are comparing it to the libraries listed below
Sorting:
- A fast high-resolution time-to-digital converter in the Red Pitaya Zynq-7010 SoC☆71Updated 4 years ago
- Time to Digital Converter on an FPGA☆18Updated 5 years ago
- AMC module with Xilinx RF-SoC and two analog front-end mezzanines for SDR and quantum applications☆42Updated 3 years ago
- ☆23Updated 9 months ago
- Repository for the development of an FPGA based DSP Lock-In Amplifier☆71Updated 2 years ago
- ☆47Updated 2 months ago
- Repository for FPGA projects☆63Updated 2 months ago
- Digital Phase-locked-loop software for Locking a Frequency Comb using a Red Pitaya☆50Updated 2 months ago
- Interfacing ZYNQ SoC device with ADC, Transferring data through DMA and LwIP☆59Updated 4 years ago
- Delta-sigma ADC,PDM audio FPGA Implementation☆74Updated 3 years ago
- Advanced DAQ Tools for the RedPitaya (STEMlab 125-14)☆44Updated last month
- Xilinx FPGA, ADC344X, AD9252, 14x 12x Serdes, LVDS☆62Updated 3 years ago
- A 26ps RMS time-to-digital converter (TDC) core for Spartan-6 FPGAs☆68Updated 11 years ago
- 基于FPGA的FFT☆19Updated 6 years ago
- 使用DDS芯片AD9914产生线性扫频信号☆12Updated 5 years ago
- FIR filter implementation☆29Updated 5 years ago
- All digital PLL☆28Updated 8 years ago
- An FPGA-based 7-ENOB 600 MSample/s ADC without any External Components☆46Updated 4 years ago
- FPGA based 30ps RMS TDCs☆91Updated 7 years ago
- Board files to build the ZCU111 PYNQ image☆20Updated 3 years ago
- ☆19Updated 2 years ago
- The codes are used to generate the VerilogA code which can be directly used in the spectre simulation .The generated VerilogA code's fuct…☆56Updated last month
- Implementation and test of reusable sigma-delta A/D converters written in SystemVerilog on a MAX10 FPGA with minimal external components☆78Updated 3 years ago
- Testbenches for HDL projects☆22Updated this week
- FPGA code for reading Hamamatsu C9100 data over cameralink using SPEXI FPGA card.☆22Updated 10 years ago
- Verilog implementation of a tapped delay line TDC☆46Updated 7 years ago
- LBNL RF controls support HDL libraries. Mirroring LBNL's internal Gitlab repository, which is CI enabled☆115Updated this week
- A truly opensource camera serial interface. No frills. No backdoors that compromise security. Outstanding signal integrity. Hi-rez video …☆75Updated last month
- Generates simple AXI4-lite IP for use in Vivado from register specifications☆15Updated 10 months ago
- FPGA Technology Exchange Group相关文件管理☆67Updated last month