A lock in amplifier running on the RedPitaya's FPGA
☆18Jan 29, 2019Updated 7 years ago
Alternatives and similar repositories for RedPitaya_LockInAmplifier
Users that are interested in RedPitaya_LockInAmplifier are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Repository for the development of an FPGA based DSP Lock-In Amplifier☆78May 11, 2023Updated 3 years ago
- Interactive explanation of the NV center in diamond using energy level diagrams. Includes visual, intuitive breakdown of optical and spin…☆51Aug 15, 2025Updated 11 months ago
- 使用DDS芯片AD9914产生线性扫频信号☆12Dec 9, 2020Updated 5 years ago
- 基于FPGA的高性能双通道信号分析与自动测试系统 | 35MSPS双通道采样 | 8192点FFT频谱分析 | 数字锁相放大微弱信号检测 | 自动测试 | HDMI 720p实时显示☆17Nov 20, 2025Updated 8 months ago
- A Sublime Text plugin that displays inline images for single-line comments formatted like `// `.☆12May 16, 2024Updated 2 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Code for Functional Mixed Models for Fiber Photometry☆19Jul 30, 2025Updated 11 months ago
- A pocket-sized digital lock-in amplifier☆39Sep 29, 2023Updated 2 years ago
- Tutorial☆11Jan 25, 2021Updated 5 years ago
- Digital Phase-locked-loop software for Locking a Frequency Comb using a Red Pitaya☆51Jun 29, 2026Updated 3 weeks ago
- Denoising and Demixing Pipeline for in vivo Voltage Imaging Data (SGPMD-NMF)☆15Apr 24, 2023Updated 3 years ago
- 将BP神经网络前向传递过程移植到STM32单片机中，并完成完整的图像获取，校正，识别过程☆12Apr 11, 2018Updated 8 years ago
- Repository for ICE1011, an undergraduate and graduate course on signal analysis for neuroscience☆16Oct 19, 2021Updated 4 years ago
- ☆10May 23, 2024Updated 2 years ago
- STEP FPGA Development Board - Lattice MachXO2 FPGA☆15Jun 26, 2019Updated 7 years ago
- End-to-end encrypted email - Proton Mail • AdSpecial offer: 40% Off Yearly / 80% Off First Month. All Proton services are open source and independently audited for security.
- Verilog Modules for a Digital PI Controller implemented on a Digilent NEXYS 4-DDR FPGA☆33Aug 31, 2020Updated 5 years ago
- Tiny MATLAB-to-C converter (TMC Compiler)☆13Oct 26, 2020Updated 5 years ago
- Collection of virtual quantum devices☆15Feb 3, 2026Updated 5 months ago
- A GUI and library for doing multi-fiber photometry☆19Oct 12, 2017Updated 8 years ago
- SystemVerilog code for image processing tasks like demosaicing☆11Jun 28, 2020Updated 6 years ago
- JPEG Compression using DCT (Discrete Cosine Transform) and DWT (Discrete Wavelet Transform) in Matlab.☆10Nov 26, 2019Updated 6 years ago
- a programming game for Python based on Robocode and Turtle.py☆12Jan 24, 2019Updated 7 years ago
- ☆13May 28, 2021Updated 5 years ago
- COCO Semantic Segmentation Using UNET☆13Jul 7, 2019Updated 7 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Thesis: Custom Filter Designs on the Red Pitaya☆13Jan 8, 2018Updated 8 years ago
- Fiber photometry analysis☆24Apr 20, 2026Updated 3 months ago
- 高中物理资料☆14Jan 13, 2020Updated 6 years ago
- GPIB to USB converter☆11Jan 3, 2014Updated 12 years ago
- Pipelined MIPS architecture created in Verilog. Includes data forwarding and hazard detection.☆16Apr 1, 2018Updated 8 years ago
- PCB design with the new MLX75027 VGA time of flight sensor☆13Dec 8, 2021Updated 4 years ago
- 基于FPGA实验板的多功能数字时钟。利用Quartus实现设计与仿真☆15May 23, 2023Updated 3 years ago
- Analysis for spatially modulated spiking activity, e.g. place cells, grid cells☆22Feb 17, 2026Updated 5 months ago
- A CORDIC implementation of square root Verilog calculation on Quartus Prime 16.0, with ability to simulate on ModelSim as well.☆19Jul 24, 2021Updated 5 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- VISA header conversion and VISA session component for Lazarus☆10Sep 21, 2014Updated 11 years ago
- FPGA implementation of SKLearn Random Forest☆11Dec 12, 2016Updated 9 years ago
- Code and models of the paper "FPGA accelerator for Gradient Boosting Decision Trees".☆15Mar 24, 2026Updated 4 months ago
- My personal set of KiCad component and module libraries☆11Apr 29, 2018Updated 8 years ago
- 数字信号处理大作业，语音处理☆10Mar 16, 2024Updated 2 years ago
- Slicer modules for running subprocesses to operate on data in parallel☆10Feb 23, 2024Updated 2 years ago
- This is a project for the proposed Homeostasis-based ANN-to-SNN conversion for Inception and Residual architecture.☆11Nov 7, 2018Updated 7 years ago