YutingJiang / Digital_IC_Backend_InterviewLinks
A collection of possible interview questions for ASIC PD position
☆22Updated 4 years ago
Alternatives and similar repositories for Digital_IC_Backend_Interview
Users that are interested in Digital_IC_Backend_Interview are comparing it to the libraries listed below
Sorting:
- 数字IC设计 学 习笔记☆153Updated 3 years ago
- ☆72Updated 5 years ago
- achieve softmax in PYNQ with heterogeneous computing.☆64Updated 6 years ago
- Collect some IC textbooks for learning.☆161Updated 3 years ago
- Classic Booth Code, Wallace Tree, and SquareRoot Carry Select Adder☆119Updated 12 years ago
- 我的数字IC厂库:Verilog HDL; System Vreilog; UVM; ModelSim; Quartus II;☆94Updated 3 years ago
- AXI协议规范中文翻译版☆160Updated 3 years ago
- 3×3脉动阵列乘法器☆46Updated 5 years ago
- A 16-bit by 16-bit signed binary multiplier based on the Radix-4 Booth algorithm and Wallace Tree reduction☆55Updated last year
- 数字IC秋招项目、手撕代码☆37Updated last year
- ☆149Updated last week
- Real time face detection based on Arm Cortex-M3 DesignStart and FPGA☆202Updated 2 years ago
- ☆278Updated last year
- IC Verification & SV Demo☆54Updated 3 years ago
- 清華大學 | 積體電路設計實驗 (IC LAB) | 110上☆42Updated 2 years ago
- Some useful documents of Synopsys☆82Updated 3 years ago
- Final Project of Software_Hardware_Co-Design_24Spring. FPGA-based RISC-V+ Convolutional Acceleration Unit.☆20Updated last year
- This is a fully parameterized verilog implementation of computation kernels for accleration of the Inference of Convolutional Neural Netw…☆186Updated last year
- Implementation of CNN using Verilog☆224Updated 7 years ago
- ☆17Updated last year
- AXI总线连接器☆103Updated 5 years ago
- this repository is vim cfg for verilog.☆50Updated last year
- 【入门项目】基于PYNQ-Z2实现手写数字识别卷积神经网络硬件加速器☆160Updated 2 years ago
- AMBA bus lecture material☆460Updated 5 years ago
- ☆43Updated 4 years ago
- verilog实现TPU中的脉动阵列计算卷积的module☆130Updated 3 months ago
- A collection of great digital IC project/tutorial/website etc..☆119Updated 3 years ago
- AXI DMA 32 / 64 bits☆120Updated 11 years ago
- Project is about designing a Trained Neural Network on FPGA to classify an Image Input using CNN.☆151Updated 4 years ago
- Convolutional accelerator kernel, target ASIC & FPGA☆222Updated 2 years ago