programer-guan / digital_ic_verificationLinks
数字IC验证案例（SV and UVM）
☆26Updated 4 years ago
Alternatives and similar repositories for digital_ic_verification
Users that are interested in digital_ic_verification are comparing it to the libraries listed below
Sorting:
- ☆17Updated 3 years ago
- An uvm verification env for ahb2apb bridge☆56Updated 4 years ago
- IC Verification & SV Demo☆54Updated 4 years ago
- AHB to APB Bridge VIP☆30Updated 6 years ago
- ☆20Updated 3 years ago
- UART design in SV and verification using UVM and SV☆51Updated 6 years ago
- SPI interface connect to APB BUS with Verilog HDL☆39Updated 4 years ago
- RiscSoC 是一个芯片集成项目，包含了 Cortex-M0、Cortex-M3、MIPS、RISC-V、4-BIT 等内核的 SoC 集成，部分 SoC 使用的自己设计的内核☆11Updated 3 years ago
- A Framework for Design and Verification of Image Processing Applications using UVM☆115Updated 8 years ago
- 我的数字IC厂库：Verilog HDL; System Vreilog; UVM; ModelSim; Quartus II;☆105Updated 4 years ago
- Based on ARM AMBA bus protocol, Verilog is used to design the digital circuit.☆133Updated 4 years ago
- ARM中通过APB总线连接的UART模块☆69Updated 5 years ago
- DDR3 function verification environment in UVM☆25Updated 7 years ago
- 数字IC设计 学习笔记☆159Updated 3 years ago
- 2018第二届全国大学生FPGA创新设计邀请赛的作品☆62Updated 7 years ago
- AMBA v.3 APB v.1 Specification Complaint Slave SRAM Core design and testbench. The testbench is developed using System Verilog and UVM an…☆188Updated 7 years ago
- 数字IC秋招项目、手撕代码☆39Updated last year
- Attempt to setup a bridge between AHB and I2C by constructing dedicated modules of AHB master , AHB slave , APB master , APB slave, I2C m…☆22Updated 6 years ago
- UVM resource from github, run simulation use YASAsim flow☆32Updated 5 years ago
- AHB/APB SRAM Inf, VCS&Verdi Sim.☆15Updated 3 years ago
- Mirror of william_william/uvm-mcdf on Gitee☆28Updated 3 years ago
- This is for uvm_tb_gen☆50Updated 10 months ago
- ahb scram controller, design and verification☆27Updated 7 years ago
- This repository contains an example of the use of UVM Register Abstraction Layer in a verification of a simple APB DUT.☆48Updated 5 years ago
- ☆73Updated 9 years ago
- a very simple risc_cpu verification demo with uvm☆26Updated 6 years ago
- PCIE 5.0 Graduation project (Verification Team)☆93Updated last year
- AXI master to AHB slave, support INCR/WRAP, out of standing, do not advanced feature such as support out of order, retry, split, etc☆41Updated 3 years ago
- This is a uvm example. The video is available at https://www.bilibili.com/video/BV1yq4y177f6/☆49Updated 3 years ago
- Final Project for my course in Advanced Verification with SystemVerilog OOP☆22Updated 4 years ago