In this repository, the RTL design and verification of the axi2apb bridge communication protocol are realized. In this system, the preferred AXI bus will be axi4-lite and the APB bus will be APB3. You can find the more detailed information about the bridge protocol by looking at the AXI to APB Bridge LogiCORE IP Product Guide.
☆20Apr 11, 2022Updated 3 years ago
Alternatives and similar repositories for AXI2APB-Bridge-Design-and-Verification
Users that are interested in AXI2APB-Bridge-Design-and-Verification are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Generic AXI to APB bridge☆13Jul 17, 2014Updated 11 years ago
- ☆22Feb 22, 2020Updated 6 years ago
- A UVM verification with a APB BFM (Bus functional model), connected to two write-only DAC and two read-only ADC slaves. The sequence gene…☆15Jul 7, 2018Updated 7 years ago
- A Verification Platform for UDP Protocol Ethernet Module wrapped with AXI and APB bus based on UVM☆30Jun 1, 2022Updated 3 years ago
- UVM testbench environment consisting of an APB driver, high level SPI controller model, and SPI verification testbench based upon an LPC2…☆15Dec 23, 2024Updated last year
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- An uvm verification env for ahb2apb bridge☆57Apr 9, 2021Updated 4 years ago
- Maven Silicon project - AHB-to-APB Bridge Verification using UVM Methodology.☆107Jul 2, 2023Updated 2 years ago
- Mirror of william_william/uvm-mcdf on Gitee☆31Nov 30, 2022Updated 3 years ago
- ☆49Nov 3, 2023Updated 2 years ago
- ☆28May 11, 2021Updated 4 years ago
- This is the UVM environment for UART-APB IP core. This environment contains full UVM components. It is only used for studing and invetiga…☆24Mar 8, 2026Updated 2 weeks ago
- Wishbone to AXI bridge (VHDL)☆45Aug 29, 2019Updated 6 years ago
- SystemVerilog implementation of the AHB to TileLink UL (Uncached Lightweight) bridge☆13Sep 9, 2022Updated 3 years ago
- Attempt to setup a bridge between AHB and I2C by constructing dedicated modules of AHB master , AHB slave , APB master , APB slave, I2C m…☆22Feb 25, 2019Updated 7 years ago
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- Verification IP for APB protocol☆74Dec 18, 2020Updated 5 years ago
- APB VIP (UVM)☆18Sep 6, 2018Updated 7 years ago
- This is the main repository for all the examples for the book Practical UVM☆218Oct 21, 2020Updated 5 years ago
- This IP provides a bridge between UART signals and the Advanced Microcontroller Bus Architecture (AMBA®) AXI4 Lite interface.☆24Nov 7, 2018Updated 7 years ago
- EasierUVM from Doulos now written in Python for easier UVM with framework and template generator☆14Sep 28, 2022Updated 3 years ago
- ARM中通过APB总线连接的UART模块☆69Feb 21, 2020Updated 6 years ago
- Wishbone to ARM AMBA 4 AXI☆16May 25, 2019Updated 6 years ago
- ☆23Nov 4, 2023Updated 2 years ago
- Verification IP for I2C protocol☆51Sep 22, 2021Updated 4 years ago
- DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- SystemVerilog VIP for AMBA APB protocol☆87Nov 11, 2021Updated 4 years ago
- AMBA bus lecture material☆520Jan 21, 2020Updated 6 years ago
- AHB to APB Bridge VIP☆30Mar 4, 2019Updated 7 years ago
- A complete UVM verification testbench for FIFO☆13Mar 21, 2016Updated 10 years ago
- Linux on RISC-V on FPGA (LOROF): RV64GC Sv39 Quad-Core Superscalar Out-of-Order Virtual Memory CPU☆15Feb 23, 2026Updated last month
- Bitmap Processing Library & AXI-Stream Video Image VIP☆35Apr 11, 2022Updated 3 years ago
- ☆18Apr 5, 2015Updated 10 years ago
- Wishbone is an algorithm to align cells along developmental trajectories with branches☆20May 14, 2020Updated 5 years ago
- Common SystemVerilog package used by all RoaLogic IP with AMBA AHB3-Lite interfaces☆19Apr 27, 2024Updated last year
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click and start building anything your business needs.
- wifi☆12Jun 13, 2017Updated 8 years ago
- 数字IC秋招项目、手撕代码☆42Apr 22, 2024Updated last year
- verification of simple axi-based cache☆18May 14, 2019Updated 6 years ago
- AHB/APB SRAM Inf, VCS&Verdi Sim.☆16Jun 20, 2022Updated 3 years ago
- CAN-bus Controller with AXI4-lite Interface☆17Mar 4, 2025Updated last year
- Verification of an Asynchronous FIFO using UVM & SVA☆10Jun 26, 2025Updated 9 months ago
- System Verilog and Emulation. Written all the five channels.☆35Mar 9, 2017Updated 9 years ago