In this repository, the RTL design and verification of the axi2apb bridge communication protocol are realized. In this system, the preferred AXI bus will be axi4-lite and the APB bus will be APB3. You can find the more detailed information about the bridge protocol by looking at the AXI to APB Bridge LogiCORE IP Product Guide.
☆20Apr 11, 2022Updated 3 years ago
Alternatives and similar repositories for AXI2APB-Bridge-Design-and-Verification
Users that are interested in AXI2APB-Bridge-Design-and-Verification are comparing it to the libraries listed below
Sorting:
- Generic AXI to APB bridge☆13Jul 17, 2014Updated 11 years ago
- ☆22Feb 22, 2020Updated 6 years ago
- A Verification Platform for UDP Protocol Ethernet Module wrapped with AXI and APB bus based on UVM☆31Jun 1, 2022Updated 3 years ago
- UVM testbench environment consisting of an APB driver, high level SPI controller model, and SPI verification testbench based upon an LPC2…☆15Dec 23, 2024Updated last year
- A UVM verification with a APB BFM (Bus functional model), connected to two write-only DAC and two read-only ADC slaves. The sequence gene…☆15Jul 7, 2018Updated 7 years ago
- Attempt to setup a bridge between AHB and I2C by constructing dedicated modules of AHB master , AHB slave , APB master , APB slave, I2C m…☆22Feb 25, 2019Updated 7 years ago
- ☆48Nov 3, 2023Updated 2 years ago
- This IP provides a bridge between UART signals and the Advanced Microcontroller Bus Architecture (AMBA®) AXI4 Lite interface.☆24Nov 7, 2018Updated 7 years ago
- Maven Silicon project - AHB-to-APB Bridge Verification using UVM Methodology.☆106Jul 2, 2023Updated 2 years ago
- Linux on RISC-V on FPGA (LOROF): RV64GC Sv39 Quad-Core Superscalar Out-of-Order Virtual Memory CPU☆15Feb 23, 2026Updated last week
- This is the UVM environment for UART-APB IP core. This environment contains full UVM components. It is only used for studing and invetiga…☆25Nov 24, 2019Updated 6 years ago
- Mirror of william_william/uvm-mcdf on Gitee☆30Nov 30, 2022Updated 3 years ago
- Verification IP for APB protocol☆74Dec 18, 2020Updated 5 years ago
- ☆27May 11, 2021Updated 4 years ago
- ARM中通过APB总线连接的UART模块☆71Feb 21, 2020Updated 6 years ago
- This is the main repository for all the examples for the book Practical UVM☆216Oct 21, 2020Updated 5 years ago
- SystemVerilog VIP for AMBA APB protocol☆87Nov 11, 2021Updated 4 years ago
- System Verilog and Emulation. Written all the five channels.☆35Mar 9, 2017Updated 8 years ago
- AMBA AHB 2.0 VIP in SystemVerilog UVM☆160Mar 31, 2020Updated 5 years ago
- UVM examples and projects☆156Jun 28, 2025Updated 8 months ago
- 数字IC秋招项目、手撕代码☆40Apr 22, 2024Updated last year
- AMBA bus lecture material☆512Jan 21, 2020Updated 6 years ago
- Wishbone to AXI bridge (VHDL)☆44Aug 29, 2019Updated 6 years ago
- A GYD template for producing ZipSequences of arbitrary arity.☆10Nov 10, 2016Updated 9 years ago
- ☆10Dec 27, 2020Updated 5 years ago
- ☆11Feb 5, 2017Updated 9 years ago
- wifi☆12Jun 13, 2017Updated 8 years ago
- ☆37May 29, 2021Updated 4 years ago
- AXI master to AHB slave, support INCR/WRAP, out of standing, do not advanced feature such as support out of order, retry, split, etc☆42Mar 17, 2022Updated 3 years ago
- CASLab-GPU simulator in SystemC☆11May 29, 2020Updated 5 years ago
- Typhoon GPU on FPGA☆12Aug 22, 2019Updated 6 years ago
- Wishbone to ARM AMBA 4 AXI☆16May 25, 2019Updated 6 years ago
- PCB libraries and templates for rocket-chip based FPGA/ASIC designs☆16Feb 24, 2026Updated last week
- An example Hardware Processing Engine☆12Feb 4, 2023Updated 3 years ago
- ChipScope / ILA using XVC (XIlinx Virtual Cable Over PCIe) with a PR (Partial Reconfiguration) design Example.☆14Jun 1, 2017Updated 8 years ago
- Elements Software Development Kit☆13Jan 8, 2026Updated last month
- Miscellaneous components for bluespec☆11Nov 18, 2024Updated last year
- Code for new techniques of VLSI placement☆13Oct 11, 2013Updated 12 years ago
- 我的小窝, 装修全纪录☆11Apr 19, 2021Updated 4 years ago