mahmutefil / AXI2APB-Bridge-Design-and-Verification
In this repository, the RTL design and verification of the axi2apb bridge communication protocol are realized. In this system, the preferred AXI bus will be axi4-lite and the APB bus will be APB3. You can find the more detailed information about the bridge protocol by looking at the AXI to APB Bridge LogiCORE IP Product Guide.
☆12Updated 2 years ago
Related projects ⓘ
Alternatives and complementary repositories for AXI2APB-Bridge-Design-and-Verification
- this is an AHB to APB bridge with Synopsys VIP based test enviroment. RTL can be found from UVM website.☆15Updated 10 years ago
- ☆15Updated last year
- ITMO SystemC & Verilog assignments - AMBA AHB and SPI☆21Updated 6 years ago
- Parameterised Asynchronous AHB3-Lite to APB4 Bridge.☆41Updated 6 months ago
- ☆21Updated 3 years ago
- AXI Interconnect☆45Updated 3 years ago
- AXI master to AHB slave, support INCR/WRAP, out of standing, do not advanced feature such as support out of order, retry, split, etc☆31Updated 2 years ago
- uvm_axi4lite is a uvm package for modeling and verifying AXI4 Lite protocol☆15Updated 7 years ago
- ☆33Updated 9 years ago
- System Verilog and Emulation. Written all the five channels.☆32Updated 7 years ago
- This is the repository for the IEEE version of the book☆49Updated 4 years ago
- This is the UVM environment for UART-APB IP core. This environment contains full UVM components. It is only used for studing and invetiga…☆18Updated 4 years ago
- AHB DMA 32 / 64 bits☆50Updated 10 years ago
- Attempt to setup a bridge between AHB and I2C by constructing dedicated modules of AHB master , AHB slave , APB master , APB slave, I2C m…☆20Updated 5 years ago
- work in SSRL, SOC/NOC/Chiplet Design, DDR/UCIe/PCIe, UVM Framework☆27Updated last year
- verification of simple axi-based cache☆17Updated 5 years ago
- UART design in SV and verification using UVM and SV☆37Updated 4 years ago
- Xilinx AXI VIP example of use☆31Updated 3 years ago
- A generic implementation of AMBA AXI4 communication protocol. The design provides a master, a slave and an interconnect with multiple mas…☆28Updated 2 years ago
- 学习AXI接口，以及xilinx DDR3 IP使用☆35Updated 7 years ago
- Verification IP for APB protocol☆56Updated 3 years ago
- Designing means to communicate as an SPI master, being a part of AXI interface☆16Updated last year
- ☆33Updated 2 years ago
- Sample UVM code for axi ram dut☆28Updated 2 years ago
- ☆20Updated 5 years ago
- General Purpose AXI Direct Memory Access☆44Updated 5 months ago
- SystemVerilog Direct Programming Interface (DPI) Tutorial☆43Updated 3 years ago
- Implementation of the PCIe physical layer☆29Updated 4 years ago
- DOULOS Easier UVM Code Generator☆26Updated 7 years ago