mahmutefil / AXI2APB-Bridge-Design-and-Verification
In this repository, the RTL design and verification of the axi2apb bridge communication protocol are realized. In this system, the preferred AXI bus will be axi4-lite and the APB bus will be APB3. You can find the more detailed information about the bridge protocol by looking at the AXI to APB Bridge LogiCORE IP Product Guide.
☆15Updated 2 years ago
Alternatives and similar repositories for AXI2APB-Bridge-Design-and-Verification:
Users that are interested in AXI2APB-Bridge-Design-and-Verification are comparing it to the libraries listed below
- this is an AHB to APB bridge with Synopsys VIP based test enviroment. RTL can be found from UVM website.☆16Updated 10 years ago
- ☆16Updated 2 years ago
- This is the UVM environment for UART-APB IP core. This environment contains full UVM components. It is only used for studing and invetiga…☆19Updated 5 years ago
- ☆23Updated 3 years ago
- AXI master to AHB slave, support INCR/WRAP, out of standing, do not advanced feature such as support out of order, retry, split, etc☆36Updated 2 years ago
- UVM resource from github, run simulation use YASAsim flow☆26Updated 4 years ago
- Implementation of the PCIe physical layer☆32Updated 2 weeks ago
- DDR3 SDRAM Memory Controller Design & Synthesis using System Verilog☆30Updated 6 years ago
- verification of simple axi-based cache☆18Updated 5 years ago
- AXI Interconnect☆47Updated 3 years ago
- Attempt to setup a bridge between AHB and I2C by constructing dedicated modules of AHB master , AHB slave , APB master , APB slave, I2C m…☆20Updated 5 years ago
- DDR5 PHY Graduation project (Verification Team) under supervision of Si-Vision☆42Updated 10 months ago
- ☆20Updated 5 years ago
- ☆35Updated 9 years ago
- Verification IP for APB protocol☆56Updated 4 years ago
- work in SSRL, SOC/NOC/Chiplet Design, DDR/UCIe/PCIe, UVM Framework☆28Updated 2 years ago
- System Verilog and Emulation. Written all the five channels.☆32Updated 7 years ago
- uvm_axi4lite is a uvm package for modeling and verifying AXI4 Lite protocol☆16Updated 7 years ago
- Verification AXI-4 bus standard using UVM and System Verilog☆15Updated 6 years ago
- A generic implementation of AMBA AXI4 communication protocol. The design provides a master, a slave and an interconnect with multiple mas…☆31Updated 2 years ago
- Parameterised Asynchronous AHB3-Lite to APB4 Bridge.☆41Updated 8 months ago
- General Purpose AXI Direct Memory Access☆48Updated 8 months ago
- UART design in SV and verification using UVM and SV☆39Updated 5 years ago
- Verification IP for UART protocol☆16Updated 4 years ago
- AHB-APB UVM Verification Environment☆17Updated 9 years ago
- Final Project for my course in Advanced Verification with SystemVerilog OOP☆20Updated 3 years ago
- This repository contains an example of the connection between an UVM Testbench and a Python reference model using UVM Connect from Mentor…☆15Updated 4 years ago
- This is the repository for the IEEE version of the book☆53Updated 4 years ago
- Raptor is an SoC Design Template based on Arm Cortex M0 or M3 core.☆18Updated 5 years ago
- AHB DMA 32 / 64 bits☆52Updated 10 years ago