mahmutefil / AXI2APB-Bridge-Design-and-Verification
In this repository, the RTL design and verification of the axi2apb bridge communication protocol are realized. In this system, the preferred AXI bus will be axi4-lite and the APB bus will be APB3. You can find the more detailed information about the bridge protocol by looking at the AXI to APB Bridge LogiCORE IP Product Guide.
☆13Updated 2 years ago
Related projects ⓘ
Alternatives and complementary repositories for AXI2APB-Bridge-Design-and-Verification
- ☆16Updated 2 years ago
- verification of simple axi-based cache☆17Updated 5 years ago
- work in SSRL, SOC/NOC/Chiplet Design, DDR/UCIe/PCIe, UVM Framework☆27Updated last year
- UVM resource from github, run simulation use YASAsim flow☆26Updated 4 years ago
- DDR3 SDRAM Memory Controller Design & Synthesis using System Verilog☆29Updated 6 years ago
- ☆21Updated 3 years ago
- This is the UVM environment for UART-APB IP core. This environment contains full UVM components. It is only used for studing and invetiga…☆18Updated 4 years ago
- this is an AHB to APB bridge with Synopsys VIP based test enviroment. RTL can be found from UVM website.☆15Updated 10 years ago
- AXI Interconnect☆46Updated 3 years ago
- AXI master to AHB slave, support INCR/WRAP, out of standing, do not advanced feature such as support out of order, retry, split, etc☆31Updated 2 years ago
- Verification IP for APB protocol☆56Updated 3 years ago
- UVM Auto Generate ; Verify Project Build; Verilog Instance☆30Updated 4 years ago
- ☆33Updated 2 years ago
- Maven Silicon Project☆18Updated 6 years ago
- Designing means to communicate as an SPI master, being a part of AXI interface☆16Updated last year
- Attempt to setup a bridge between AHB and I2C by constructing dedicated modules of AHB master , AHB slave , APB master , APB slave, I2C m…☆20Updated 5 years ago
- General Purpose AXI Direct Memory Access☆44Updated 6 months ago
- Parameterised Asynchronous AHB3-Lite to APB4 Bridge.☆41Updated 6 months ago
- uvm_axi4lite is a uvm package for modeling and verifying AXI4 Lite protocol☆16Updated 7 years ago
- Verification of DMA Controller for 8086 Microprocessor Systems using OO Test bench☆10Updated 4 years ago
- Implementation of the PCIe physical layer☆30Updated last week
- ☆20Updated 5 years ago
- DDR5 PHY Graduation project (Verification Team) under supervision of Si-Vision☆42Updated 8 months ago
- UART design in SV and verification using UVM and SV☆37Updated 4 years ago
- ☆34Updated 9 years ago
- A generic implementation of AMBA AXI4 communication protocol. The design provides a master, a slave and an interconnect with multiple mas…☆29Updated 2 years ago
- AHB DMA 32 / 64 bits☆50Updated 10 years ago
- ☆17Updated 9 years ago
- A Verification Platform for UDP Protocol Ethernet Module wrapped with AXI and APB bus based on UVM☆20Updated 2 years ago