zli87 / Integrated_Circuit_Design_Laboratory_IC_Lab
Integrated Circuit Design Laboratory(IC Lab) at 2019 Fall, NCTU. Final project is a customized 16 bits ISA processor.
☆19Updated 3 years ago
Related projects ⓘ
Alternatives and complementary repositories for Integrated_Circuit_Design_Laboratory_IC_Lab
- SoC Based on ARM Cortex-M3☆25Updated 6 months ago
- This is a verilog implementation of 4x4 systolic array multiplier☆39Updated 4 years ago
- 128KB AXI cache (32-bit in, 256-bit out)☆44Updated 3 years ago
- NCTU 2018 Spring Integrated Circuit Design Laboratory☆24Updated 6 years ago
- sram/rram/mram.. compiler☆29Updated last year
- AXI X-Bar☆19Updated 4 years ago
- Basic Peripheral SoC (SPI, GPIO, Timer, UART)☆58Updated 4 years ago
- General Purpose AXI Direct Memory Access☆44Updated 6 months ago
- This is a simple project that shows how to multiply two 3x3 matrixes in Verilog.☆48Updated 7 years ago
- Systolic array based simple TPU for CNN on PYNQ-Z2☆21Updated 2 years ago
- EE 260 Winter 2017: Advanced VLSI Design☆58Updated 7 years ago
- ☆16Updated 4 years ago
- Synopsys Design compiler, VCS and Tetra-MAX☆15Updated 6 years ago
- Simple single-port AXI memory interface☆36Updated 5 months ago
- Prototype-network-on-chip (ProNoC) is an EDA tool that facilitates prototyping of custom heterogeneous NoC-based many-core-SoC (MCSoC).☆48Updated 5 months ago
- verification of simple axi-based cache☆17Updated 5 years ago
- This is a tutorial on standard digital design flow☆73Updated 3 years ago
- SystemVerilog modules and classes commonly used for verification☆44Updated 4 months ago
- LCAI-TIHU HW is an AI inference processor which is comprised of RISC-V cpu, nvdla, NoC bus, PCIe module, DDR, SRAM, bootROM, DMA and peri…☆31Updated last year
- This is the repository for the IEEE version of the book☆49Updated 4 years ago
- Digital Hardware Modelling using VHDL, Verilog, SystemVerilog, SystemC, HLS(C++, OpenCL)☆59Updated 3 years ago
- IC implementation of TPU☆86Updated 4 years ago
- Base on Synopsys platform using VCS,DC,ICC,PT.☆11Updated 3 years ago
- This repository has a list of collaterals needed for ICC2 workshop. It has a modified version of raven_soc which was taped-out by Efables…☆28Updated 4 years ago
- ☆37Updated 5 years ago
- Educational Design Kit for Synopsys Tools with a set of Characterized Standard Cell Library☆30Updated 2 years ago
- Physical Design Flow from RTL to GDS using Opensource tools.☆83Updated 3 years ago
- ☆26Updated 5 years ago
- A PULP SoC for education, easy to understand and extend with a full flow for a physical design.☆23Updated this week
- Generic FIFO implementation with optional FWFT☆54Updated 4 years ago