Integrated Circuit Design Laboratory(IC Lab) at 2019 Fall, NCTU. Final project is a customized 16 bits ISA processor.
☆24Sep 21, 2021Updated 4 years ago
Alternatives and similar repositories for Integrated_Circuit_Design_Laboratory_IC_Lab
Users that are interested in Integrated_Circuit_Design_Laboratory_IC_Lab are comparing it to the libraries listed below
Sorting:
- NCTU 2021 Spring Integrated Circuit Design Laboratory☆197Apr 2, 2023Updated 2 years ago
- Integrated Circuit Design Contest (ICDC) - 大學院校積體電路設計競賽☆22Apr 20, 2022Updated 3 years ago
- Implementation of a binary search tree algorithm in a FPGA/ASIC IP☆21Sep 5, 2021Updated 4 years ago
- 交通大學iclab 2023 fall☆44Oct 18, 2024Updated last year
- Replace original DRAM model in GPGPU-sim with Ramulator DRAM model☆21Dec 10, 2018Updated 7 years ago
- 紀錄一下自己寫過的所有Lab☆37Jan 18, 2024Updated 2 years ago
- P4_16 reference compiler☆23Dec 30, 2025Updated 2 months ago
- Functional Verification of Physical Layer of PCI Express Gen5.0 Graduation Project Using UVM☆25Jul 17, 2025Updated 7 months ago
- Synopsys Verdi applet that presents a view of the source code running on a RISC-V processor with a simulation waveform.☆33Feb 6, 2020Updated 6 years ago
- UVM components for DSP tasks (MODulation/DEModulation)☆14Mar 2, 2022Updated 4 years ago
- Automatically collect and summarize articles from WeChat Official Accounts, using LLM and Feishu doc.☆13Oct 15, 2024Updated last year
- Support code for DVCon 2021 paper submission☆12Mar 1, 2021Updated 5 years ago
- Design of BandGapReference Circuit using Sky130 PDK☆11Oct 30, 2021Updated 4 years ago
- A template to create your own literature survey engine☆11Feb 23, 2026Updated last week
- ☆43Apr 6, 2023Updated 2 years ago
- This place provide different SRAM cells netlist to be simulated with HSpice tool in sub-20nm FinFET technologies.☆12Dec 31, 2020Updated 5 years ago
- The receiver side dsp library in Matlab☆10Jun 1, 2018Updated 7 years ago
- ☆10Mar 19, 2025Updated 11 months ago
- ☆10Oct 18, 2024Updated last year
- UVM clock agent which frequency, duty cycle can be configured, clock slow and gating function are also available☆10Aug 24, 2020Updated 5 years ago
- ☆13Dec 14, 2025Updated 2 months ago
- Latest KiCad installed inside a docker container from ppa:js-reynaud/ppa-kicad☆10Mar 23, 2015Updated 10 years ago
- Experimental process viewer which also supports AIX, Linux and Mac☆13Aug 19, 2025Updated 6 months ago
- Lecture Material on Deep Learning Inference using FPGA☆12Jun 9, 2020Updated 5 years ago
- wechat robot framework.☆13Jun 7, 2024Updated last year
- QQ 群验证机器人☆10Nov 9, 2021Updated 4 years ago
- A VSCode dark theme with vivid colors☆11Apr 29, 2024Updated last year
- Adds support for the NBT format used by Minecraft to Intellij☆10Jan 1, 2026Updated 2 months ago
- Xanadu - An IDE of SDCC☆14Mar 21, 2017Updated 8 years ago
- O'Reilly Course, In-Memory Computing Essentials☆10Oct 16, 2020Updated 5 years ago
- Yet another parser for the ABC Notation☆11Dec 8, 2025Updated 2 months ago
- Base on Synopsys platform using VCS,DC,ICC,PT.☆12May 29, 2021Updated 4 years ago
- This repository contains a comprehensive collection of parameterized and configurable RTL modules written in Verilog, organized by catego…☆17Sep 23, 2025Updated 5 months ago
- Program to read Minecraft Bedrock's database☆12Jan 20, 2024Updated 2 years ago
- a cyclic redundancy check(one kind of Error Correcting Code) software(MATLAB) and hardware(Verilog HDL) implementation.☆11Dec 14, 2019Updated 6 years ago
- A Minecraft Bedrock Edition Server Software Written In C#☆12Jul 4, 2023Updated 2 years ago
- From datasheet (pdf) to SVD... to then be fed into svd2rust☆10May 26, 2022Updated 3 years ago
- ☆10Dec 15, 2023Updated 2 years ago
- A digital phase-locked loop implemented on Spartan-6☆13Jul 10, 2018Updated 7 years ago