lucky-wfw / IC_System_DesignLinks
Use Verilog to complete the design of various digital circuits, including common interfaces, such as UART, Bluetooth, IIC, AMBA, etc. It also includes various common circuits, such as FIFO, RAM, state machine, and so on. All designs have been validated by Testbench and FPGA functions.
☆31Updated 5 years ago
Alternatives and similar repositories for IC_System_Design
Users that are interested in IC_System_Design are comparing it to the libraries listed below
Sorting:
- ARM中通过APB总线连接的UART模块☆71Updated 5 years ago
- FFT implement by verilog_测试验证已通过☆61Updated 9 years ago
- 基于FPGA的三速以太网UDP协议栈设计☆35Updated last year
- AHB DMA 32 / 64 bits☆59Updated 11 years ago
- Final Project for my course in Advanced Verification with SystemVerilog OOP☆22Updated 4 years ago
- This repository contains simple implementation of UDP/IP stack with 64-bit AXI-Stream interface. ICMP and ARP requests are partially supp…☆64Updated 3 years ago
- SPI interface connect to APB BUS with Verilog HDL☆39Updated 4 years ago
- RTL Verilog library for various DSP modules☆94Updated 3 years ago
- A 32-point pipelined Fast Fourier transform processor, using single path delay architecture, and based on radix2-DIF(decimation-in-freque…☆50Updated 6 years ago
- ☆38Updated 10 years ago
- ☆74Updated 10 years ago
- Step by step tutorial for building CortexM0 SoC☆39Updated 3 years ago
- Based on ARM AMBA bus protocol, Verilog is used to design the digital circuit.☆136Updated 4 years ago
- Interface Protocol in Verilog☆51Updated 6 years ago
- FPGA 同步FIFO与异步FIFO☆32Updated 6 years ago
- AXI总线连接器☆105Updated 5 years ago
- Implementation of JESD204B Transport Layer & part of Data Link Layer☆39Updated 4 years ago
- A generic implementation of AMBA AXI4 communication protocol. The design provides a master, a slave and an interconnect with multiple mas…☆43Updated 3 years ago
- PCIE 5.0 Graduation project (Verification Team)☆100Updated 2 years ago
- A Framework for Design and Verification of Image Processing Applications using UVM☆117Updated 8 years ago
- 3×3脉动阵列乘法器☆50Updated 6 years ago
- AXI DMA 32 / 64 bits☆124Updated 11 years ago
- A 16-point radix-4 FFT chip, including Verilog codes, netlists and layout. Group project.☆72Updated last year
- SDRAM controller with AXI4 interface☆100Updated 6 years ago
- AXI Interconnect☆56Updated 4 years ago
- Basic Peripheral SoC (SPI, GPIO, Timer, UART)☆68Updated 5 years ago
- Pipeline FFT Implementation in Verilog HDL☆160Updated 6 years ago
- 基于FPGA的图像处理模块（出自于crazybingo）（将部分IP换为纯Verilog用于跨平台移植）☆51Updated 5 years ago
- APB to I2C☆43Updated 11 years ago
- Presents a verification use case for a typical Asynchronous FIFO based on Systemverilog and UVM.☆59Updated 5 years ago