lucky-wfw / IC_System_DesignLinks
Use Verilog to complete the design of various digital circuits, including common interfaces, such as UART, Bluetooth, IIC, AMBA, etc. It also includes various common circuits, such as FIFO, RAM, state machine, and so on. All designs have been validated by Testbench and FPGA functions.
☆31Updated 5 years ago
Alternatives and similar repositories for IC_System_Design
Users that are interested in IC_System_Design are comparing it to the libraries listed below
Sorting:
- ARM中通过APB总线连接的UART模块☆71Updated 5 years ago
- This repository contains simple implementation of UDP/IP stack with 64-bit AXI-Stream interface. ICMP and ARP requests are partially supp…☆64Updated 3 years ago
- RTL Verilog library for various DSP modules☆94Updated 3 years ago
- FFT implement by verilog_测试验证已通过☆60Updated 9 years ago
- PCIE 5.0 Graduation project (Verification Team)☆97Updated 2 years ago
- SPI interface connect to APB BUS with Verilog HDL☆39Updated 4 years ago
- AXI DMA 32 / 64 bits☆124Updated 11 years ago
- Basic Peripheral SoC (SPI, GPIO, Timer, UART)☆68Updated 5 years ago
- A Framework for Design and Verification of Image Processing Applications using UVM☆117Updated 8 years ago
- AHB DMA 32 / 64 bits☆58Updated 11 years ago
- Step by step tutorial for building CortexM0 SoC☆39Updated 3 years ago
- Bitmap Processing Library & AXI-Stream Video Image VIP☆36Updated 3 years ago
- ☆38Updated 10 years ago
- SDRAM controller with AXI4 interface☆100Updated 6 years ago
- AMBA bus generator including AXI, AHB, and APB☆119Updated 4 years ago
- A 16-point radix-4 FFT chip, including Verilog codes, netlists and layout. Group project.☆69Updated last year
- 基于FPGA的三速以太网UDP协议栈设计☆35Updated last year
- Pipeline FFT Implementation in Verilog HDL☆159Updated 6 years ago
- A 32-point pipelined Fast Fourier transform processor, using single path delay architecture, and based on radix2-DIF(decimation-in-freque…☆50Updated 6 years ago
- Interface Protocol in Verilog☆51Updated 6 years ago
- 视频旋转（2019FPGA大赛）☆37Updated 5 years ago
- Cortex M0 based SoC☆76Updated 4 years ago
- ☆74Updated 10 years ago
- AXI总线连接器☆105Updated 5 years ago
- A generic implementation of AMBA AXI4 communication protocol. The design provides a master, a slave and an interconnect with multiple mas…☆43Updated 3 years ago
- An FPGA-based GZIP (Deflate algorithm) compressor, which inputs raw data and outputs standard GZIP format (as known as .gz file format). …☆150Updated 2 years ago
- Implementation of the PCIe physical layer☆60Updated 6 months ago
- UART -> AXI Bridge☆69Updated 4 years ago
- The AHB to APB bridge is an AHB slave and the only APB master which provides an interface between the highspeed AHB and the low-power APB…☆74Updated 3 years ago
- Final Project for my course in Advanced Verification with SystemVerilog OOP☆22Updated 4 years ago