lucky-wfw / IC_System_DesignLinks
Use Verilog to complete the design of various digital circuits, including common interfaces, such as UART, Bluetooth, IIC, AMBA, etc. It also includes various common circuits, such as FIFO, RAM, state machine, and so on. All designs have been validated by Testbench and FPGA functions.
☆28Updated 4 years ago
Alternatives and similar repositories for IC_System_Design
Users that are interested in IC_System_Design are comparing it to the libraries listed below
Sorting:
- ARM中通过APB总线连接的UART模块☆68Updated 5 years ago
- A 32-point pipelined Fast Fourier transform processor, using single path delay architecture, and based on radix2-DIF(decimation-in-freque…☆48Updated 6 years ago
- AXI DMA 32 / 64 bits☆120Updated 11 years ago
- ☆68Updated 9 years ago
- AXI总线连接器☆103Updated 5 years ago
- SPI interface connect to APB BUS with Verilog HDL☆37Updated 4 years ago
- Based on ARM AMBA bus protocol, Verilog is used to design the digital circuit.☆130Updated 4 years ago
- A 16-point radix-4 FFT chip, including Verilog codes, netlists and layout. Group project.☆67Updated last year
- A Framework for Design and Verification of Image Processing Applications using UVM☆106Updated 7 years ago
- 3×3脉动阵列乘法器☆47Updated 6 years ago
- RTL Verilog library for various DSP modules☆90Updated 3 years ago
- A generic implementation of AMBA AXI4 communication protocol. The design provides a master, a slave and an interconnect with multiple mas…☆39Updated 3 years ago
- ☆37Updated 10 years ago
- FFT implement by verilog_测试验证已通过☆59Updated 9 years ago
- AXI4 and AXI4-Lite interface definitions☆96Updated 4 years ago
- Final Project for my course in Advanced Verification with SystemVerilog OOP☆21Updated 3 years ago
- The AHB to APB bridge is an AHB slave and the only APB master which provides an interface between the highspeed AHB and the low-power APB…☆65Updated 2 years ago
- AHB DMA 32 / 64 bits☆56Updated 11 years ago
- Bitmap Processing Library & AXI-Stream Video Image VIP☆33Updated 3 years ago
- Presents a verification use case for a typical Asynchronous FIFO based on Systemverilog and UVM.☆55Updated 5 years ago
- Pipeline FFT Implementation in Verilog HDL☆132Updated 6 years ago
- Project is about designing a Trained Neural Network on FPGA to classify an Image Input using CNN.☆156Updated 4 years ago
- ☆19Updated 5 months ago
- 我的数字IC厂库:Verilog HDL; System Vreilog; UVM; ModelSim; Quartus II;☆96Updated 3 years ago
- I present a novel pipelined fast Fourier transform (FFT) architecture which is capable of producing the output sequence in normal order. …☆46Updated last year
- 支持AXI总线协议的8k×8 SP SRAM☆25Updated 5 years ago
- Real time face detection based on Arm Cortex-M3 DesignStart and FPGA☆206Updated 2 years ago
- AXI Interconnect☆52Updated 4 years ago
- PCIE 5.0 Graduation project (Verification Team)☆80Updated last year
- APB to I2C☆43Updated 11 years ago