lucky-wfw / IC_System_Design
Use Verilog to complete the design of various digital circuits, including common interfaces, such as UART, Bluetooth, IIC, AMBA, etc. It also includes various common circuits, such as FIFO, RAM, state machine, and so on. All designs have been validated by Testbench and FPGA functions.
☆24Updated 4 years ago
Related projects ⓘ
Alternatives and complementary repositories for IC_System_Design
- SPI interface connect to APB BUS with Verilog HDL☆25Updated 3 years ago
- AXI Interconnect☆46Updated 3 years ago
- The AHB to APB bridge is an AHB slave and the only APB master which provides an interface between the highspeed AHB and the low-power APB…☆49Updated 2 years ago
- ARM中通过APB总线连接的UART模块☆59Updated 4 years ago
- ☆18Updated 4 years ago
- AXI总线连接器☆91Updated 4 years ago
- A generic implementation of AMBA AXI4 communication protocol. The design provides a master, a slave and an interconnect with multiple mas…☆29Updated 2 years ago
- ☆34Updated 9 years ago
- This is a Multi master Multi slave compatible system bus design modeled using verilog. This is much like AMBA AHB Specification☆31Updated 4 years ago
- Attempt to setup a bridge between AHB and I2C by constructing dedicated modules of AHB master , AHB slave , APB master , APB slave, I2C m…☆20Updated 5 years ago
- FFT implement by verilog_测试验证已通过☆52Updated 8 years ago
- A 16-point radix-4 FFT chip, including Verilog codes, netlists and layout. Group project.☆54Updated 3 months ago
- AXI master to AHB slave, support INCR/WRAP, out of standing, do not advanced feature such as support out of order, retry, split, etc☆31Updated 2 years ago
- Convolutional Neural Network Implemented in Verilog for System on Chip☆23Updated 5 years ago
- 基于FPGA的图像处理模块(出自于crazybingo)(将部分IP换为纯Verilog用于跨平台移植)☆46Updated 4 years ago
- A 32-point pipelined Fast Fourier transform processor, using single path delay architecture, and based on radix2-DIF(decimation-in-freque…☆40Updated 5 years ago
- Step by step tutorial for building CortexM0 SoC☆35Updated 2 years ago
- Bitmap Processing Library & AXI-Stream Video Image VIP☆29Updated 2 years ago
- Based on ARM AMBA bus protocol, Verilog is used to design the digital circuit.☆111Updated 3 years ago
- 基于FPGA的三速以太网UDP协议栈设计☆18Updated 7 months ago
- Pipeline FFT Implementation in Verilog HDL☆86Updated 5 years ago
- 帮助大家进行FPGA的入门,分享FPGA相关的优秀文章,优秀项目☆30Updated 2 years ago
- 支持AXI总线协议的8k×8 SP SRAM☆24Updated 4 years ago
- 32-Bit Algorithms of Floating Point Operations are implemented on Verilog with logic Operations.☆71Updated 5 years ago
- ☆26Updated 5 years ago
- upgrade to e203 (a risc-v core)☆37Updated 4 years ago
- This project aims to design an 32-point FFT (Fast Fourier Transform) based DIT (decimation in time) Butterfly Algorithm with multiple clo…☆44Updated last year
- A 16-bit by 16-bit signed binary multiplier based on the Radix-4 Booth algorithm and Wallace Tree reduction☆31Updated 3 months ago
- AXI DMA 32 / 64 bits☆100Updated 10 years ago
- AHB DMA 32 / 64 bits☆50Updated 10 years ago