lucky-wfw / IC_System_Design
Use Verilog to complete the design of various digital circuits, including common interfaces, such as UART, Bluetooth, IIC, AMBA, etc. It also includes various common circuits, such as FIFO, RAM, state machine, and so on. All designs have been validated by Testbench and FPGA functions.
☆24Updated 3 years ago
Related projects ⓘ
Alternatives and complementary repositories for IC_System_Design
- SPI interface connect to APB BUS with Verilog HDL☆25Updated 3 years ago
- ARM中通过APB总线连接的UART模块☆59Updated 4 years ago
- A 16-point radix-4 FFT chip, including Verilog codes, netlists and layout. Group project.☆53Updated 2 months ago
- Step by step tutorial for building CortexM0 SoC☆35Updated 2 years ago
- ☆18Updated 4 years ago
- 基于FPGA的图像处理模块（出自于crazybingo）（将部分IP换为纯Verilog用于跨平台移植）☆45Updated 4 years ago
- AXI总线连接器☆90Updated 4 years ago
- A 32-point pipelined Fast Fourier transform processor, using single path delay architecture, and based on radix2-DIF(decimation-in-freque…☆40Updated 5 years ago
- AXI Interconnect☆45Updated 3 years ago
- Based on ARM AMBA bus protocol, Verilog is used to design the digital circuit.☆110Updated 3 years ago
- FFT implement by verilog_测试验证已通过☆51Updated 8 years ago
- AXI DMA 32 / 64 bits☆97Updated 10 years ago
- ☆33Updated 9 years ago
- 数字IC秋招项目、手撕代码☆33Updated 6 months ago
- This is a Multi master Multi slave compatible system bus design modeled using verilog. This is much like AMBA AHB Specification☆31Updated 4 years ago
- AXI master to AHB slave, support INCR/WRAP, out of standing, do not advanced feature such as support out of order, retry, split, etc☆31Updated 2 years ago
- The AHB to APB bridge is an AHB slave and the only APB master which provides an interface between the highspeed AHB and the low-power APB…☆49Updated 2 years ago
- Some design examples of Verilog about digital circuits☆22Updated 3 years ago
- AHB DMA 32 / 64 bits☆50Updated 10 years ago
- 支持AXI总线协议的8k×8 SP SRAM☆24Updated 4 years ago
- APB to I2C☆40Updated 10 years ago
- 基于FPGA的三速以太网UDP协议栈设计☆18Updated 7 months ago
- Some useful documents of Synopsys☆46Updated 3 years ago
- upgrade to e203 (a risc-v core)☆37Updated 4 years ago
- This asynchrounous FIFO deisgn and UVM verificaiton is one case study of me. The design is based on Cliff Cumming's paper and the UVM is…☆54Updated last year
- AXI4 and AXI4-Lite interface definitions☆83Updated 4 years ago
- ☆51Updated 8 years ago
- IC Verification & SV Demo☆45Updated 3 years ago
- Attempt to setup a bridge between AHB and I2C by constructing dedicated modules of AHB master , AHB slave , APB master , APB slave, I2C m…☆20Updated 5 years ago
- An uvm verification env for ahb2apb bridge☆47Updated 3 years ago