lucky-wfw / IC_System_Design
Use Verilog to complete the design of various digital circuits, including common interfaces, such as UART, Bluetooth, IIC, AMBA, etc. It also includes various common circuits, such as FIFO, RAM, state machine, and so on. All designs have been validated by Testbench and FPGA functions.
☆27Updated 4 years ago
Alternatives and similar repositories for IC_System_Design:
Users that are interested in IC_System_Design are comparing it to the libraries listed below
- SPI interface connect to APB BUS with Verilog HDL☆31Updated 3 years ago
- AXI总线连接器☆97Updated 5 years ago
- A 16-point radix-4 FFT chip, including Verilog codes, netlists and layout. Group project.☆63Updated 8 months ago
- AXI master to AHB slave, support INCR/WRAP, out of standing, do not advanced feature such as support out of order, retry, split, etc☆39Updated 3 years ago
- ARM中通过APB总线连接的UART模块☆65Updated 5 years ago
- AXI Interconnect☆47Updated 3 years ago
- ☆36Updated 9 years ago
- AHB DMA 32 / 64 bits☆54Updated 10 years ago
- AXI DMA 32 / 64 bits☆112Updated 10 years ago
- A generic implementation of AMBA AXI4 communication protocol. The design provides a master, a slave and an interconnect with multiple mas…☆38Updated 2 years ago
- IC Verification & SV Demo☆53Updated 3 years ago
- The AHB to APB bridge is an AHB slave and the only APB master which provides an interface between the highspeed AHB and the low-power APB…☆58Updated 2 years ago
- ☆19Updated 5 years ago
- Convolutional Neural Network Implemented in Verilog for System on Chip☆27Updated 6 years ago
- 3×3脉动阵列乘法器☆44Updated 5 years ago
- upgrade to e203 (a risc-v core)☆43Updated 4 years ago
- FFT implement by verilog_测试验证已通过☆55Updated 8 years ago
- Step by step tutorial for building CortexM0 SoC☆38Updated 3 years ago
- Bitmap Processing Library & AXI-Stream Video Image VIP☆30Updated 3 years ago
- 学习AXI接口，以及xilinx DDR3 IP使用☆37Updated 8 years ago
- Attempt to setup a bridge between AHB and I2C by constructing dedicated modules of AHB master , AHB slave , APB master , APB slave, I2C m…☆21Updated 6 years ago
- 支持AXI总线协议的8k×8 SP SRAM☆25Updated 5 years ago
- Mirror of william_william/uvm-mcdf on Gitee☆22Updated 2 years ago
- 基于FPGA的图像处理模块（出自于crazybingo）（将部分IP换为纯Verilog用 于跨平台移植）☆48Updated 5 years ago
- Radix-4 1024 point fft in verilog☆10Updated 5 years ago
- This asynchrounous FIFO deisgn and UVM verificaiton is one case study of me. The design is based on Cliff Cumming's paper and the UVM is…☆60Updated last year
- ☆62Updated 9 years ago
- work in SSRL, SOC/NOC/Chiplet Design, DDR/UCIe/PCIe, UVM Framework☆31Updated 2 years ago
- 异步FIFO的内部实现☆24Updated 6 years ago
- Some design examples of Verilog about digital circuits☆26Updated 4 years ago