yglukhov / bicubic-interpolation-image-processingLinks
Automatically exported from code.google.com/p/bicubic-interpolation-image-processing
☆10Updated 10 years ago
Alternatives and similar repositories for bicubic-interpolation-image-processing
Users that are interested in bicubic-interpolation-image-processing are comparing it to the libraries listed below
Sorting:
- Video compression systems☆24Updated 11 years ago
- ☆11Updated 2 years ago
- uiomem is a Linux device driver for accessing a memory area outside the Linux Kernel management from user space.☆13Updated 2 months ago
- Reverse engineering the V831 npu☆95Updated 4 years ago
- zynqmp_cam_isp_demo linux软件项目☆21Updated 3 years ago
- Command line utility to convert bayer grid data to rgb data. Integrates with ImageMagick.☆106Updated 4 years ago
- ☆14Updated 2 years ago
- ☆38Updated 9 years ago
- AXI MIPI CSI2 RX FPGA core and kernel driver☆19Updated 10 years ago
- JPEG Compression RTL implementation☆11Updated 8 years ago
- open cv software isp study☆17Updated 5 years ago
- A lightweight and portable JPEG encoder written in C.☆95Updated 9 years ago
- ☆25Updated 2 years ago
- ☆48Updated 2 years ago
- Tutorial on installing QEMU to simulate Zynq Devices with Petalinux☆24Updated 8 years ago
- Linux UIO Driver for AXI DMA☆15Updated 7 years ago
- GDB Server for interacting with RISC-V models, boards and FPGAs☆20Updated 6 years ago
- Uncompressed video player☆63Updated 3 years ago
- OpenCL Demos for Xilinx FPGAs☆31Updated 10 years ago
- ☆25Updated 4 years ago
- ☆39Updated 2 months ago
- This simulator for Nand Flash, FTL and so on.☆17Updated 3 years ago
- ☆15Updated 4 years ago
- This is a myhdl test environment for the open-cores jpeg_encoder.☆18Updated 9 years ago
- A hardware MJPEG encoder and RTP transmitter☆43Updated 6 years ago
- A 32 bit RISC-V SoC (picorv32) on Lattice MXO2 (step fpga)☆10Updated 5 years ago
- Adding IEEE 802.11 stack on NuttX☆23Updated 11 years ago
- ☆17Updated 2 years ago
- 本信号处理板主要由FPGA芯片和CYUSB3.0 芯片组成,其中FPGA模块主要完成与相关外设的交互,CYUSB3.0主要完成协议数据的传输。 2.2.1 FPGA模块 处理流程: 1. 链路初始化: 在上位机完成USB固件的下载,并读取…☆29Updated 10 years ago
- Tang-Hex-BSP: BSP for ZYNQ 7020 based FPGA Board Tang-Hex☆13Updated 6 years ago