tangshi706 / Learning-materials
IC设计中的一些经典书籍
☆9Updated 4 years ago
Related projects ⓘ
Alternatives and complementary repositories for Learning-materials
- 数字IC验证案例(SV and UVM)☆25Updated 3 years ago
- ☆18Updated 2 years ago
- ☆14Updated 2 years ago
- This is a uvm example. The video is available at https://www.bilibili.com/video/BV1yq4y177f6/☆39Updated 2 years ago
- MMC小组开发的一个基于Cortex-M0的ARM处理器核的无线SOC设计☆19Updated last year
- 这是使用FPGA开发CMOS的两个真实项目,之前的fpga_design仅是一个未完善的版本,同时也删除了一些与项目无关的东西☆32Updated 7 years ago
- 异步FIFO的内部实现☆24Updated 6 years ago
- 包括同步FIFO(输入输出位宽相同),异步FIFO(输入输出位宽相同),异步FIFO(能实现输出数据位宽是输入数据位宽的1/2或2倍)☆20Updated 2 years ago
- AXI master to AHB slave, support INCR/WRAP, out of standing, do not advanced feature such as support out of order, retry, split, etc☆31Updated 2 years ago
- An AXI DDR3 SDRAM controller for FPGA☆23Updated 10 months ago
- ARM中通过APB总线连接的UART模块☆59Updated 4 years ago
- ☆12Updated 10 months ago
- 学习AXI接口,以及xilinx DDR3 IP使用☆35Updated 7 years ago
- Attempt to setup a bridge between AHB and I2C by constructing dedicated modules of AHB master , AHB slave , APB master , APB slave, I2C m…☆20Updated 5 years ago
- 我的数字IC厂库:Verilog HDL; System Vreilog; UVM; ModelSim; Quartus II;☆67Updated 2 years ago
- Base on Synopsys platform using VCS,DC,ICC,PT.☆11Updated 3 years ago
- 帮助大家进行FPGA的入门,分享FPGA相关的优秀文章,优秀项目☆30Updated 2 years ago
- Step by step tutorial for building CortexM0 SoC☆35Updated 2 years ago
- This is the UVM environment for UART-APB IP core. This environment contains full UVM components. It is only used for studing and invetiga…☆18Updated 4 years ago
- An uvm verification env for ahb2apb bridge☆47Updated 3 years ago
- 七路图像在FPGA中实现拼接,代码会不断添加进来。☆23Updated 3 years ago
- this is an AHB to APB bridge with Synopsys VIP based test enviroment. RTL can be found from UVM website.☆15Updated 10 years ago
- ☆21Updated 3 years ago
- AHB/APB SRAM Inf, VCS&Verdi Sim.☆12Updated 2 years ago
- work in SSRL, SOC/NOC/Chiplet Design, DDR/UCIe/PCIe, UVM Framework☆27Updated last year
- AHB to APB Bridge VIP☆28Updated 5 years ago
- Verilog Code for a JPEG Decoder☆31Updated 6 years ago
- Cortex M0 based SoC☆70Updated 3 years ago