tangshi706 / Learning-materials
IC设计中的一些经典书籍
☆9Updated 4 years ago
Alternatives and similar repositories for Learning-materials:
Users that are interested in Learning-materials are comparing it to the libraries listed below
- ☆18Updated 2 years ago
- 数字IC验证案例(SV and UVM)☆26Updated 3 years ago
- ☆14Updated 2 years ago
- RiscSoC 是一个芯片集成项目,包含了 Cortex-M0、Cortex-M3、MIPS、RISC-V、4-BIT 等内核的 SoC 集 成,部分 SoC 使用的自己设计的内核☆10Updated 2 years ago
- An uvm verification env for ahb2apb bridge☆48Updated 3 years ago
- AXI master to AHB slave, support INCR/WRAP, out of standing, do not advanced feature such as support out of order, retry, split, etc☆39Updated 3 years ago
- AHB to APB Bridge VIP☆28Updated 6 years ago
- This project is AHB_SRAM design based on 启芯学堂,which contains all the source files.☆14Updated 3 years ago
- this is an AHB to APB bridge with Synopsys VIP based test enviroment. RTL can be found from UVM website.☆16Updated 10 years ago
- Attempt to setup a bridge between AHB and I2C by constructing dedicated modules of AHB master , AHB slave , APB master , APB slave, I2C m…☆21Updated 6 years ago
- 异步FIFO的内部实现☆24Updated 6 years ago
- IC Verification & SV Demo☆52Updated 3 years ago
- DDR3 function verification environment in UVM☆23Updated 6 years ago
- Master and Slave made using AMBA AXI4 Lite protocol.☆26Updated 4 years ago
- This is a uvm example. The video is available at https://www.bilibili.com/video/BV1yq4y177f6/☆40Updated 3 years ago
- FPGA 同步FIFO与异步FIFO☆29Updated 6 years ago
- Final Project for my course in Advanced Verification with SystemVerilog OOP☆21Updated 3 years ago
- 为了学习UVM验证相关知识,需要动手尝试实际的项目。作为一个初学者,难以接触到实际的项目,于是我从夏宇闻老师的《Verilog数字系统设计教程》一书中,挑选出一个简单的小设计,作为我的验证对象,并围绕它编写了UVM验证环境。☆22Updated 4 years ago
- ☆25Updated 3 years ago
- 包括同步FIFO(输入输出位宽相同),异步FIFO(输入输出位宽相同),异步FIFO(能实现输出数据位宽是输入数据位宽的1/2或2倍)