tangshi706 / Learning-materialsLinks
IC设计中的一些经典书籍
☆10Updated 4 years ago
Alternatives and similar repositories for Learning-materials
Users that are interested in Learning-materials are comparing it to the libraries listed below
Sorting:
- 数字IC验证案例(SV and UVM)☆26Updated 4 years ago
- RiscSoC 是一个芯片集成项目,包含了 Cortex-M0、Cortex-M3、MIPS、RISC-V、4-BIT 等内核的 SoC 集成,部分 SoC 使用的自己设计的内核☆11Updated 3 years ago
- 数字IC设计 学习笔记☆145Updated 3 years ago
- ☆15Updated 2 years ago
- 我的数字IC厂库:Verilog HDL; System Vreilog; UVM; ModelSim; Quartus II;☆92Updated 3 years ago
- ☆20Updated 2 years ago
- AHB to APB Bridge VIP☆29Updated 6 years ago
- An uvm verification env for ahb2apb bridge☆54Updated 4 years ago
- This project is AHB_SRAM design based on 启芯学堂,which contains all the source files.☆14Updated 3 years ago
- This is a uvm example. The video is available at https://www.bilibili.com/video/BV1yq4y177f6/☆44Updated 3 years ago
- AXI master to AHB slave, support INCR/WRAP, out of standing, do not advanced feature such as support out of order, retry, split, etc☆42Updated 3 years ago
- 学习AXI接口,以及xilinx DDR3 IP使用☆37Updated 8 years ago
- ARM中通过APB总线连接的UART模块☆67Updated 5 years ago
- DDR3 function verification environment in UVM☆25Updated 7 years ago
- 数字IC设计笔试相关的一些电路代码☆10Updated last year
- Attempt to setup a bridge between AHB and I2C by constructing dedicated modules of AHB master , AHB slave , APB master , APB slave, I2C m…☆22Updated 6 years ago
- AXI Interconnect☆50Updated 3 years ago
- Verification IP for APB protocol☆66Updated 4 years ago
- Sample UVM code for axi ram dut☆35Updated 3 years ago
- an open source uvm verification platform for e200 (riscv)☆28Updated 7 years ago
- UVM candy lover testbench which uses YASA as simulation script☆17Updated 5 years ago
- Mirror of william_william/uvm-mcdf on Gitee☆24Updated 2 years ago
- IC Verification & SV Demo☆54Updated 3 years ago
- 2018第二届全国大学生FPGA创新设计邀请赛的作品☆60Updated 6 years ago
- ☆25Updated 4 years ago
- UVM APB VIP, part of AMBA3&AMBA4 feature supported☆32Updated 4 years ago
- MMC小组开发的一个基于Cortex-M0的ARM处理器核的无线SOC设计☆22Updated 2 years ago
- Presents a verification use case for a typical Asynchronous FIFO based on Systemverilog and UVM.☆52Updated 4 years ago
- Master and Slave made using AMBA AXI4 Lite protocol.☆26Updated 4 years ago
- Step by step tutorial for building CortexM0 SoC☆38Updated 3 years ago