tangshi706 / Learning-materialsLinks
IC设计中的一些经典书籍
☆12Updated 5 years ago
Alternatives and similar repositories for Learning-materials
Users that are interested in Learning-materials are comparing it to the libraries listed below
Sorting:
- 数字IC验证案例(SV and UVM)☆26Updated 4 years ago
- 数字IC设计 学习笔记☆159Updated 3 years ago
- ☆18Updated 3 years ago
- ☆20Updated 3 years ago
- RiscSoC 是一个芯片集成项目,包含了 Cortex-M0、Cortex-M3、MIPS、RISC-V、4-BIT 等内核的 SoC 集成,部分 SoC 使用的自己设计的内核☆12Updated 3 years ago
- 数字IC设计笔试相关的一些电路代码☆13Updated 2 years ago
- AHB to APB Bridge VIP☆31Updated 6 years ago
- 我的数字IC厂库:Verilog HDL; System Vreilog; UVM; ModelSim; Quartus II;☆106Updated 4 years ago
- An uvm verification env for ahb2apb bridge☆58Updated 4 years ago
- ARM中通过APB总线连接的UART模块☆70Updated 5 years ago
- Attempt to setup a bridge between AHB and I2C by constructing dedicated modules of AHB master , AHB slave , APB master , APB slave, I2C m…☆22Updated 6 years ago
- AXI master to AHB slave, support INCR/WRAP, out of standing, do not advanced feature such as support out of order, retry, split, etc☆42Updated 3 years ago
- 《UVM实战》书本源代码和UVM 1.1d源码及Doc☆41Updated 4 years ago
- This project is AHB_SRAM design based on 启芯学堂,which contains all the source files.☆15Updated 3 years ago
- 2018第二届全国大学生FPGA创新设计邀请赛的作品☆63Updated 7 years ago
- Implementation of the PCIe physical layer☆60Updated 6 months ago
- This is a uvm example. The video is available at https://www.bilibili.com/video/BV1yq4y177f6/☆49Updated 3 years ago
- This is the UVM environment for UART-APB IP core. This environment contains full UVM components. It is only used for studing and invetiga…☆25Updated 6 years ago
- 学习AXI接口,以及xilinx DDR3 IP使用☆38Updated 8 years ago
- ☆38Updated 10 years ago
- ☆153Updated last month
- AHB/APB SRAM Inf, VCS&Verdi Sim.☆15Updated 3 years ago
- 数字IC秋招项目、手撕代码☆39Updated last year
- AXI Interconnect☆54Updated 4 years ago
- DDR3 function verification environment in UVM☆26Updated 7 years ago
- ☆48Updated 2 years ago
- Mirror of william_william/uvm-mcdf on Gitee☆28Updated 3 years ago
- 车牌识别,FPGA,2019全国大学生集成电路创新创业大赛☆146Updated 6 years ago
- Verilog cache implementation of 4-way FIFO 16k Cache☆20Updated 13 years ago
- Simple AMBA VIP, Include axi/ahb/apb☆30Updated last year