Adding PR to the PYNQ Overlay
☆19Apr 19, 2017Updated 9 years ago
Alternatives and similar repositories for PYNQ_PR_Overlay
Users that are interested in PYNQ_PR_Overlay are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- NPUEval is an LLM evaluation dataset written specifically to target AIE kernel code generation on RyzenAI hardware.☆31Nov 8, 2025Updated 6 months ago
- Networking Overlay on PYNQ☆51Mar 5, 2019Updated 7 years ago
- Light Cube using PYNQ☆10Aug 4, 2018Updated 7 years ago
- The Demo that was presented at FCCM.☆16Aug 16, 2018Updated 7 years ago
- ☆29Feb 21, 2018Updated 8 years ago
- Deploy open-source AI quickly and easily - Special Bonus Offer • AdRunpod Hub is built for open source. One-click deployment and autoscaling endpoints without provisioning your own infrastructure.
- ☆10Mar 20, 2021Updated 5 years ago
- Python FIR Filter Package for Xilinx Pynq Board☆30Apr 5, 2018Updated 8 years ago
- ☆27Jul 6, 2018Updated 7 years ago
- IP-core package generator for AXI4/Avalon☆23Nov 25, 2018Updated 7 years ago
- Xilinx Contest Kshitij 2019☆19May 31, 2023Updated 2 years ago
- IIoT-SPYN gives users the ability to control, monitor, capture data, visualize and analyze industrial grade motors☆46Mar 19, 2020Updated 6 years ago
- Pynq projects and guides☆29Sep 11, 2018Updated 7 years ago
- Implementation of FM (frequency modulation) radio transmitter in FPGA Altera Cyclone III.☆14May 16, 2016Updated 10 years ago
- WaRP7 User Guide Source. For binary releases go to the release tab☆12Apr 8, 2018Updated 8 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- This is a myhdl test environment for the open-cores jpeg_encoder.☆19Oct 23, 2016Updated 9 years ago
- Ryzen AI Dockerfiles for ML, Robotics and Development Environments☆76May 17, 2026Updated last week
- Hardware-accelerated sorting algorithm☆16May 4, 2020Updated 6 years ago
- Xilinx Deep Learning IP☆96May 10, 2021Updated 5 years ago
- ☆14Mar 13, 2023Updated 3 years ago
- ☆15Apr 11, 2025Updated last year
- Implementation of hardware cores—including encryption, PRNGs, DSP modules, and accelerators—developed in pure Verilog for reference. Each…☆51Dec 29, 2025Updated 4 months ago
- Atom Hardware IDE☆13May 4, 2021Updated 5 years ago
- Scripts to automate the process of building an image for the Xilinx PYNQ project. This repository is deprecated as its functionality is n…☆20Feb 21, 2017Updated 9 years ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- ☆12Apr 7, 2020Updated 6 years ago
- CVA6 softcore contest☆24Apr 17, 2026Updated last month
- HDMI Expansion Modules compatible with the Pmod standard☆11Apr 5, 2018Updated 8 years ago
- Single-source shortest paths accelerated with AWS F1 FPGA☆14May 2, 2018Updated 8 years ago
- Xilinx Virtual Cable Daemon☆20Nov 20, 2019Updated 6 years ago
- Cross compile FPGA tools☆21Jan 4, 2021Updated 5 years ago
- Skeletal repository for GNU Radio WBFM implementation on Pynq board☆13Jun 15, 2017Updated 8 years ago
- ☆252Oct 13, 2020Updated 5 years ago
- This project is designed to delay the output of the video stream in AXI-STREAM format.☆12Jul 14, 2024Updated last year
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- Board files for building PYNQ linux for Zybo☆14Mar 30, 2019Updated 7 years ago
- personal diary☆14Apr 28, 2026Updated 3 weeks ago
- A simple low-resource usage Kalman Filter using shared resources - in MyHDL☆10Oct 7, 2024Updated last year
- Design contest for DAC 2018☆17Apr 12, 2018Updated 8 years ago
- ☆21Nov 12, 2025Updated 6 months ago
- Linear model training using stochastic gradient descent (SGD) on PYNQ with full to low precision.☆55Dec 6, 2017Updated 8 years ago
- Xilinx 7-series FTDI-FPGA interface through JTAG with 125 us roundtrip latency☆20May 30, 2019Updated 6 years ago