Adding PR to the PYNQ Overlay
☆19Apr 19, 2017Updated 9 years ago
Alternatives and similar repositories for PYNQ_PR_Overlay
Users that are interested in PYNQ_PR_Overlay are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Light Cube using PYNQ☆10Aug 4, 2018Updated 8 years ago
- Networking Overlay on PYNQ☆51Mar 5, 2019Updated 7 years ago
- The Demo that was presented at FCCM.☆16Aug 16, 2018Updated 8 years ago
- ☆29Feb 21, 2018Updated 8 years ago
- ☆10Mar 20, 2021Updated 5 years ago
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- Python FIR Filter Package for Xilinx Pynq Board☆31Apr 5, 2018Updated 8 years ago
- pynq framework for antsdr☆37May 31, 2024Updated 2 years ago
- ☆27Jul 6, 2018Updated 8 years ago
- Rapidly deploy Chisel and Vivado HLS accelerators on Xilinx PYNQ☆34Sep 19, 2018Updated 7 years ago
- IP-core package generator for AXI4/Avalon☆22Nov 25, 2018Updated 7 years ago
- This is a myhdl test environment for the open-cores jpeg_encoder.☆19Oct 23, 2016Updated 9 years ago
- Xilinx Contest Kshitij 2019☆19May 31, 2023Updated 3 years ago
- Pynq projects and guides☆29Sep 11, 2018Updated 7 years ago
- Implementation of FM (frequency modulation) radio transmitter in FPGA Altera Cyclone III.☆14May 16, 2016Updated 10 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- WaRP7 User Guide Source. For binary releases go to the release tab☆13Apr 8, 2018Updated 8 years ago
- NPUEval is an LLM evaluation dataset written specifically to target AIE kernel code generation on RyzenAI hardware.☆32Nov 8, 2025Updated 9 months ago
- Xilinx Deep Learning IP☆95May 10, 2021Updated 5 years ago
- Hardware-accelerated sorting algorithm☆16May 4, 2020Updated 6 years ago
- A multi-board Extended Kalman Filter (EKF)☆33Sep 23, 2018Updated 7 years ago
- Atom Hardware IDE☆13May 4, 2021Updated 5 years ago
- Scripts to automate the process of building an image for the Xilinx PYNQ project. This repository is deprecated as its functionality is n…☆20Feb 21, 2017Updated 9 years ago
- ☆12Apr 7, 2020Updated 6 years ago
- HDMI Expansion Modules compatible with the Pmod standard☆12Apr 5, 2018Updated 8 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Single-source shortest paths accelerated with AWS F1 FPGA☆14May 2, 2018Updated 8 years ago
- Cross compile FPGA tools☆21Jan 4, 2021Updated 5 years ago
- ☆253Oct 13, 2020Updated 5 years ago
- Skeletal repository for GNU Radio WBFM implementation on Pynq board☆13Jun 15, 2017Updated 9 years ago
- Board files for building PYNQ linux for Zybo☆14Mar 30, 2019Updated 7 years ago
- VCS-1 system☆17Feb 28, 2024Updated 2 years ago
- A simple low-resource usage Kalman Filter using shared resources - in MyHDL☆10Oct 7, 2024Updated last year
- Implementing the Double-Slit experiment in Python☆12Jan 7, 2021Updated 5 years ago
- Design contest for DAC 2018☆17Apr 12, 2018Updated 8 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Xilinx 7-series FTDI-FPGA interface through JTAG with 125 us roundtrip latency☆21May 30, 2019Updated 7 years ago
- Open-Source Framework for Co-Emulation☆13Feb 12, 2021Updated 5 years ago
- ☆14Aug 14, 2023Updated 3 years ago
- Open-source CSI-2 receiver for Xilinx UltraScale parts☆37Jul 10, 2019Updated 7 years ago
- Yet another IPython notebook to LaTeX converter - this one exports clean code easily absorbed in other reports.☆16Jun 1, 2023Updated 3 years ago
- TLUT tool flow for parameterised configurations for FPGAs☆17Aug 5, 2024Updated 2 years ago
- This project is designed to delay the output of the video stream in AXI-STREAM format.☆13Jul 14, 2024Updated 2 years ago