Xilinx / PYNQ_BootcampLinks
PYNQ Bootcamp 2019-2024 teaching materials.
☆48Updated 8 months ago
Alternatives and similar repositories for PYNQ_Bootcamp
Users that are interested in PYNQ_Bootcamp are comparing it to the libraries listed below
Sorting:
- PYNQ Composabe Overlays☆73Updated last year
- This repository contains a "Hello World" introduction application to the Xilinx PYNQ framework.☆105Updated 2 years ago
- Simple examples for FPGA design using Vivado HLS for high level synthesis and Vivado for bitstream generation.☆30Updated 5 years ago
- Board files to build Ultra 96 PYNQ image☆157Updated 8 months ago
- PYNQ support and examples for Kria SOMs☆111Updated last year
- A Tutorial on Putting High-Level Synthesis cores in PYNQ☆106Updated 7 years ago
- ☆95Updated last year
- Introductory examples for using PYNQ with Alveo☆51Updated 2 years ago
- Train and deploy LUT-based neural networks on FPGAs☆97Updated last year
- DPU on PYNQ☆226Updated 2 weeks ago
- This course gives an introduction to digital design tool flow in Xilinx programmable devices using Vivado® Design software suite☆102Updated 5 years ago
- ☆118Updated 4 years ago
- Dataflow QNN inference accelerator examples on FPGAs☆229Updated this week
- PYNQ, Neural network Language model, Overlay☆109Updated 6 years ago
- ☆90Updated 5 years ago
- ☆108Updated 6 years ago
- This XUP course provides an introduction to embedded system design on Zynq using the Xilinx Vivado software suite.☆84Updated 2 years ago
- RISC-V Integration for PYNQ☆174Updated 6 years ago
- Quantized ResNet50 Dataflow Acceleration on Alveo, with PYNQ☆59Updated 3 years ago
- An Open Workflow to Build Custom SoCs and run Deep Models at the Edge☆86Updated 3 months ago
- A PYNQ overlay demonstrating Pythonic DSP running on Zynq UltraScale+☆39Updated 3 years ago
- Vitis HLS Library for FINN☆206Updated 3 weeks ago
- Networking Overlay on PYNQ☆49Updated 6 years ago
- BARVINN: A Barrel RISC-V Neural Network Accelerator: https://barvinn.readthedocs.io/en/latest/☆90Updated 7 months ago
- Vitis Model Composer Examples and Tutorials☆105Updated this week
- ☆58Updated 5 years ago
- SystemVerilog HDL and TB code Deep Neural Network Hardware Accelerator implementation on zybo 7010 FPGA and also C code for Vivado SDK So…☆112Updated 5 years ago
- Avnet Board Definition Files☆133Updated 2 weeks ago
- Kria Vitis platforms and overlays☆104Updated 3 months ago
- Hands-on experience using the Vitis unified software platform with Xilinx FPGA hardware☆48Updated last year