SPI Slave for FPGA in Verilog and VHDL
☆226May 11, 2024Updated last year
Alternatives and similar repositories for spi-slave
Users that are interested in spi-slave are comparing it to the libraries listed below
Sorting:
- SPI Master for FPGA - VHDL and Verilog☆329Aug 22, 2023Updated 2 years ago
- UART in Verilog and VHDL☆17Aug 21, 2022Updated 3 years ago
- Single Port RAM, Dual Port RAM, FIFO☆33May 17, 2022Updated 3 years ago
- Verilog I2C interface for FPGA implementation☆686Feb 27, 2025Updated last year
- Verilog SPI master and slave☆62Jan 4, 2016Updated 10 years ago
- Verilog UART☆536Feb 27, 2025Updated last year
- Various HDL (Verilog) IP Cores☆876Jul 1, 2021Updated 4 years ago
- A dual clock asynchronous FIFO written in verilog, tested with Icarus Verilog☆427Feb 13, 2026Updated 3 weeks ago
- Verilog UART☆193Jun 4, 2013Updated 12 years ago
- A simple, basic, formally verified UART controller☆326Jan 29, 2024Updated 2 years ago
- Verilog implementation of an SPI slave interface. Intially targetted for Atlys devkit (Xilinx Spartan-6) controlled by TotalPhase Cheetah…☆41Jan 8, 2025Updated last year
- SPI master and SPI slave for FPGA written in VHDL☆181Apr 24, 2021Updated 4 years ago
- A DDR3 memory controller in Verilog for various FPGAs☆572Oct 10, 2021Updated 4 years ago
- SPI通信实现FLASH读写☆16Mar 18, 2020Updated 5 years ago
- Verilog AXI components for FPGA implementation☆1,970Feb 27, 2025Updated last year
- Project in course “FPGA Design for Communication Systems”☆16Dec 30, 2023Updated 2 years ago
- Vivado诸多IP，包括图像处理等☆234Jul 28, 2024Updated last year
- Verilog PCI express components☆1,543Apr 26, 2024Updated last year
- AXI4 Full, Lite, and AxiStream verification components. AXI4 Interface Master, Responder, and Memory verification components. AxiStream t…☆149Mar 1, 2026Updated last week
- Go Board FPGA Project for Ambient Light Sensor in VHDL and Verilog☆10Apr 20, 2019Updated 6 years ago
- A simple Verilog SPI master / slave implementation featuring all 4 modes.☆76Dec 7, 2020Updated 5 years ago
- Interface Protocol in Verilog☆51Aug 2, 2019Updated 6 years ago
- AMBA bus lecture material☆515Jan 21, 2020Updated 6 years ago
- Simple RiscV core for academic purpose.☆23Apr 29, 2020Updated 5 years ago
- The CORE-V CVA5 is an Application class 5-stage RISC-V CPU specifically targetting FPGA implementations.☆128Jul 11, 2025Updated 7 months ago
- Verilog digital signal processing components☆171Oct 30, 2022Updated 3 years ago
- Verilog Ethernet components for FPGA implementation☆2,865Feb 27, 2025Updated last year
- Verilog AXI stream components for FPGA implementation☆865Feb 27, 2025Updated last year
- Must-have verilog systemverilog modules☆1,935Feb 19, 2026Updated 2 weeks ago
- synthesiseable ieee 754 floating point library in verilog☆723Mar 13, 2023Updated 2 years ago
- ☆18Sep 16, 2020Updated 5 years ago
- This package provides a gnucap based qucsator implementation.☆15Feb 3, 2026Updated last month
- All code found on nandland is here. underconstruction.gif☆362Aug 21, 2022Updated 3 years ago
- Library of reusable VHDL components☆28Mar 7, 2024Updated 2 years ago
- This repo includes 3 independent modules: UART receiver, UART transmitter, UART to AXI4 master. 本项目包含3个独立模块：UART接收器、UART发送器、UART转AXI4交互式调…☆303Sep 14, 2023Updated 2 years ago
- Testbenches for HDL projects☆22Updated this week
- Project in Course named DESIGN AND IMPLEMENTATION OF COMMUNICATION PROTOCOLS in FCU☆15Oct 18, 2014Updated 11 years ago
- Verilog library for ASIC and FPGA designers☆1,395May 8, 2024Updated last year
- Gigabit Ethernet UDP communication driver☆80Jul 26, 2019Updated 6 years ago