nandland / spi-slave

Related projects ⓘ

Alternatives and complementary repositories for spi-slave

• nandland / spi-master
  SPI Master for FPGA - VHDL and Verilog
  ☆261Updated last year
• jamieiles / uart
  Verilog UART
  ☆121Updated 11 years ago
• csus-senior-design / i2c
  I2C Master and Slave
  ☆29Updated 9 years ago
• dpretet / async_fifo
  A dual clock asynchronous FIFO written in verilog, tested with Icarus Verilog
  ☆264Updated 6 months ago
• suisuisi / FPGA_Library
  Vivado诸多IP，包括图像处理等
  ☆161Updated 3 months ago
• alexforencich / verilog-uart
  Verilog UART
  ☆424Updated last year
• ultraembedded / core_ddr3_controller
  A DDR3 memory controller in Verilog for various FPGAs
  ☆368Updated 3 years ago
• alexforencich / verilog-lfsr
  Fully parametrizable combinatorial parallel LFSR/CRC module
  ☆138Updated last year
• NXP / i3c-slave-design
  MIPI I3C Basic v1.0 communication Slave source code in Verilog with BSD license to support use in sensors and other devices.
  ☆114Updated 4 years ago
• avakar / usbcorev
  A full-speed device-side USB peripheral core written in Verilog.
  ☆215Updated 2 years ago
• halftop / Interface-Protocol-in-Verilog
  Interface Protocol in Verilog
  ☆47Updated 5 years ago
• cjhonlyone / picorv32_Xilinx
  A picorv32-riscv Soc with DMAC and Ethernet controller & lwip & Kirtex7@333MHz
  ☆67Updated 3 years ago
• RoaLogic / ahb3lite_interconnect
  AHB3-Lite Interconnect
  ☆81Updated 6 months ago
• adki / gen_amba_2021
  AMBA bus generator including AXI4, AXI3, AHB, and APB
  ☆171Updated last year
• analogdevicesinc / fpgahdl_xilinx
  (RETIRED see https://github.com/analogdevicesinc/hdl instead) FPGA interface reference designs for Analog Devices mixed signal IC product…
  ☆88Updated 6 years ago
• WangXuan95 / FPGA-DDR-SDRAM
  An FPGA-based AXI4 DDR1 controller. 基于FPGA的DDR1控制器，为低端FPGA嵌入式系统提供廉价、大容量的存储。
  ☆147Updated last year
• maxs-well / Ethernet-design-verilog
  Gigabit Ethernet UDP communication driver
  ☆71Updated 5 years ago
• WangXuan95 / FPGA-CAN
  An FPGA-based lightweight CAN bus controller. 基于FPGA的轻量级CAN总线控制器。
  ☆228Updated last year
• adibis / DDR2_Controller
  DDR2 memory controller written in Verilog
  ☆72Updated 12 years ago
• janschiefer / verilog_spi
  A simple Verilog SPI master / slave implementation featuring all 4 modes.
  ☆40Updated 3 years ago
• alexforencich / verilog-i2c
  Verilog I2C interface for FPGA implementation
  ☆547Updated 4 months ago
• jakubcabal / spi-fpga
  SPI master and SPI slave for FPGA written in VHDL
  ☆166Updated 3 years ago
• alexforencich / verilog-dsp
  Verilog digital signal processing components
  ☆107Updated 2 years ago
• WangXuan95 / FPGA-SDcard-Reader
  An FPGA-based SD-card reader to read files from FAT16 or FAT32 formatted SD-cards. 基于FPGA的SD卡读取器，可以从FAT16或FAT32格式的SD卡中读取文件。
  ☆267Updated last year
• freecores / verilog_fixed_point_math_library
  Fixed Point Math Library for Verilog
  ☆121Updated 10 years ago
• ZipCPU / qspiflash
  A set of Wishbone Controlled SPI Flash Controllers
  ☆76Updated 2 years ago
• genericFactory / fpga_design
  这是我所开发的两个项目，包括ov5640-ddr3-usb2.0高速图像采集系统以及NOIP1SN1300A-ddr3-sdhc高速地表图像采集及存储系统
  ☆81Updated 7 years ago
• dirjud / Nitro-Parts-lib-SPI
  Verilog SPI master and slave
  ☆46Updated 8 years ago
• wudayemen / gen_apb_file
  ☆62Updated 3 years ago
• jiacaiyuan / i2c_slave
  I2C slave Verilog Design and TestBench
  ☆16Updated 5 years ago