nandland / spi-slave
SPI Slave for FPGA in Verilog and VHDL
☆194Updated 10 months ago
Alternatives and similar repositories for spi-slave:
Users that are interested in spi-slave are comparing it to the libraries listed below
- SPI Master for FPGA - VHDL and Verilog☆278Updated last year
- Verilog UART☆148Updated 11 years ago
- Verilog SPI master and slave☆51Updated 9 years ago
- Vivado诸多IP,包括图像处理等☆198Updated 8 months ago
- An FPGA-based DDR1 controller. 基于FPGA的DDR1控制器,为低端FPGA嵌入式系统提供廉价、大容量的存储。☆170Updated last year
- A dual clock asynchronous FIFO written in verilog, tested with Icarus Verilog☆316Updated 10 months ago
- A full-speed device-side USB peripheral core written in Verilog.☆229Updated 2 years ago
- I2C Master and Slave☆33Updated 9 years ago
- DDR2 memory controller written in Verilog☆74Updated 13 years ago
- A picorv32-riscv Soc with DMAC and Ethernet controller & lwip & Kirtex7@333MHz☆68Updated 3 years ago
- USB 2.0 Device IP Core☆65Updated 7 years ago
- SPI master and SPI slave for FPGA written in VHDL☆171Updated 3 years ago
- This repo includes 3 independent modules: UART receiver, UART transmitter, UART to AXI4 master. 本项目包含3个独立模块:UART接收器、UART发送器、UART转AXI4交互式调…☆171Updated last year
- A DDR3 memory controller in Verilog for various FPGAs☆426Updated 3 years ago
- Interface Protocol in Verilog☆49Updated 5 years ago
- FPGA Logic Analyzer and GUI☆123Updated 2 years ago
- Based on ARM AMBA bus protocol, Verilog is used to design the digital circuit.☆119Updated 3 years ago
- An FPGA-based SD-card reader to read files from FAT16 or FAT32 formatted SD-cards. 基于FPGA的SD卡读取器,可以从FAT16或FAT32格式的SD卡中读取文件。☆290Updated last year
- MIPI I3C Basic v1.0 communication Slave source code in Verilog with BSD license to support use in sensors and other devices.☆122Updated 4 years ago
- AHB3-Lite Interconnect☆86Updated 10 months ago
- Opensource DDR3 Controller☆293Updated last week
- Fully parametrizable combinatorial parallel LFSR/CRC module☆146Updated last month
- An FPGA-based lightweight CAN bus controller. 基于FPGA的轻量级CAN总线控制器。☆252Updated last year
- Pipelined implementation of Sobel Edge Detection on OV7670 camera and on still images☆51Updated 3 years ago
- Fixed Point Math Library for Verilog☆126Updated 10 years ago
- Verilog digital signal processing components☆131Updated 2 years ago
- SDRAM controller with AXI4 interface☆89Updated 5 years ago
- Verilog SDRAM memory controller☆323Updated 7 years ago
- Verilog UART☆465Updated last month
- Basic USB-CDC device core (Verilog)☆76Updated 3 years ago