nandland / spi-slaveView external linksLinks
SPI Slave for FPGA in Verilog and VHDL
☆221May 11, 2024Updated last year
Alternatives and similar repositories for spi-slave
Users that are interested in spi-slave are comparing it to the libraries listed below
Sorting:
- SPI Master for FPGA - VHDL and Verilog☆326Aug 22, 2023Updated 2 years ago
- UART in Verilog and VHDL☆17Aug 21, 2022Updated 3 years ago
- Single Port RAM, Dual Port RAM, FIFO☆31May 17, 2022Updated 3 years ago
- Verilog I2C interface for FPGA implementation☆681Feb 27, 2025Updated 11 months ago
- Verilog SPI master and slave☆62Jan 4, 2016Updated 10 years ago
- Verilog UART☆534Feb 27, 2025Updated 11 months ago
- Various HDL (Verilog) IP Cores☆873Jul 1, 2021Updated 4 years ago
- A dual clock asynchronous FIFO written in verilog, tested with Icarus Verilog☆417Sep 16, 2025Updated 5 months ago
- Verilog UART☆192Jun 4, 2013Updated 12 years ago
- Verilog implementation of an SPI slave interface. Intially targetted for Atlys devkit (Xilinx Spartan-6) controlled by TotalPhase Cheetah…☆41Jan 8, 2025Updated last year
- A simple, basic, formally verified UART controller☆324Jan 29, 2024Updated 2 years ago
- SPI master and SPI slave for FPGA written in VHDL☆180Apr 24, 2021Updated 4 years ago
- A DDR3 memory controller in Verilog for various FPGAs☆560Oct 10, 2021Updated 4 years ago
- SPI通信实现FLASH读写☆16Mar 18, 2020Updated 5 years ago
- Project in course “FPGA Design for Communication Systems”☆16Dec 30, 2023Updated 2 years ago
- Verilog AXI components for FPGA implementation☆1,960Feb 27, 2025Updated 11 months ago
- Verilog PCI express components☆1,533Apr 26, 2024Updated last year
- Vivado诸多IP，包括图像处理等☆234Jul 28, 2024Updated last year
- AXI4 Full, Lite, and AxiStream verification components. AXI4 Interface Master, Responder, and Memory verification components. AxiStream t…☆148Feb 3, 2026Updated last week
- Go Board FPGA Project for Ambient Light Sensor in VHDL and Verilog☆10Apr 20, 2019Updated 6 years ago
- A simple Verilog SPI master / slave implementation featuring all 4 modes.☆75Dec 7, 2020Updated 5 years ago
- Interface Protocol in Verilog☆51Aug 2, 2019Updated 6 years ago
- AMBA bus lecture material☆508Jan 21, 2020Updated 6 years ago
- Simple RiscV core for academic purpose.☆23Apr 29, 2020Updated 5 years ago
- The CORE-V CVA5 is an Application class 5-stage RISC-V CPU specifically targetting FPGA implementations.☆127Jul 11, 2025Updated 7 months ago
- Verilog digital signal processing components☆170Oct 30, 2022Updated 3 years ago
- Verilog Ethernet components for FPGA implementation☆2,850Feb 27, 2025Updated 11 months ago
- Verilog AXI stream components for FPGA implementation☆859Feb 27, 2025Updated 11 months ago
- Must-have verilog systemverilog modules☆1,926Aug 2, 2025Updated 6 months ago
- synthesiseable ieee 754 floating point library in verilog☆717Mar 13, 2023Updated 2 years ago
- This package provides a gnucap based qucsator implementation.☆15Feb 3, 2026Updated last week
- ☆18Sep 16, 2020Updated 5 years ago
- All code found on nandland is here. underconstruction.gif☆359Aug 21, 2022Updated 3 years ago
- Library of reusable VHDL components☆28Mar 7, 2024Updated last year
- Project in Course named DESIGN AND IMPLEMENTATION OF COMMUNICATION PROTOCOLS in FCU☆14Oct 18, 2014Updated 11 years ago
- Testbenches for HDL projects☆22Updated this week
- Gigabit Ethernet UDP communication driver☆80Jul 26, 2019Updated 6 years ago
- Verilog Design, Simulation & Synthesis of Digital ASIC Projects☆17Jan 27, 2023Updated 3 years ago
- Hardware Description Language Translator☆18Jan 27, 2026Updated 2 weeks ago