nandland / spi-slaveLinks
SPI Slave for FPGA in Verilog and VHDL
☆214Updated last year
Alternatives and similar repositories for spi-slave
Users that are interested in spi-slave are comparing it to the libraries listed below
Sorting:
- SPI Master for FPGA - VHDL and Verilog☆302Updated 2 years ago
- Verilog UART☆183Updated 12 years ago
- Verilog SPI master and slave☆60Updated 9 years ago
- I2C Master and Slave☆37Updated 10 years ago
- A dual clock asynchronous FIFO written in verilog, tested with Icarus Verilog☆387Updated last month
- Fully parametrizable combinatorial parallel LFSR/CRC module☆157Updated 7 months ago
- Pipeline FFT Implementation in Verilog HDL☆136Updated 6 years ago
- FPGA Logic Analyzer and GUI☆141Updated 2 years ago
- A picorv32-riscv Soc with DMAC and Ethernet controller & lwip & Kirtex7@333MHz☆75Updated 4 years ago
- A DDR3 memory controller in Verilog for various FPGAs☆525Updated 4 years ago
- An FPGA-based DDR1 controller. 基于FPGA的DDR1控制器,为低端FPGA嵌入式系统提供廉价、大容量的存储。☆192Updated 2 years ago
- MIPI I3C Basic v1.0 communication Slave source code in Verilog with BSD license to support use in sensors and other devices.☆130Updated 5 years ago
- Verilog UART☆506Updated 7 months ago
- SDRAM controller with AXI4 interface☆98Updated 6 years ago
- This repo includes 3 independent modules: UART receiver, UART transmitter, UART to AXI4 master. 本项目包含3个独立模块:UART接收器、UART发送器、UART转AXI4交互式调…☆259Updated 2 years ago
- Basic Peripheral SoC (SPI, GPIO, Timer, UART)☆66Updated 5 years ago
- A full-speed device-side USB peripheral core written in Verilog.☆236Updated 2 years ago
- DDR2 memory controller written in Verilog☆78Updated 13 years ago
- Fixed Point Math Library for Verilog☆143Updated 11 years ago
- Basic RISC-V Test SoC☆153Updated 6 years ago
- Based on ARM AMBA bus protocol, Verilog is used to design the digital circuit.☆132Updated 4 years ago
- Verilog digital signal processing components☆157Updated 2 years ago
- Interface Protocol in Verilog☆50Updated 6 years ago
- PCIE 5.0 Graduation project (Verification Team)☆80Updated last year
- A simple Verilog SPI master / slave implementation featuring all 4 modes.☆68Updated 4 years ago
- Opensource DDR3 Controller☆389Updated 4 months ago
- I2C controller core☆46Updated 2 years ago
- A simple implementation of a UART modem in Verilog.☆157Updated 3 years ago
- A set of Wishbone Controlled SPI Flash Controllers☆90Updated 2 years ago
- Vivado诸多IP,包括图像处理等☆232Updated last year