SPI Slave for FPGA in Verilog and VHDL
☆230May 11, 2024Updated last year
Alternatives and similar repositories for spi-slave
Users that are interested in spi-slave are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- SPI Master for FPGA - VHDL and Verilog☆339Aug 22, 2023Updated 2 years ago
- UART in Verilog and VHDL☆18Aug 21, 2022Updated 3 years ago
- Single Port RAM, Dual Port RAM, FIFO☆34May 17, 2022Updated 3 years ago
- Verilog I2C interface for FPGA implementation☆694Feb 27, 2025Updated last year
- Verilog SPI master and slave☆63Jan 4, 2016Updated 10 years ago
- Serverless GPU API endpoints on Runpod - Bonus Credits • AdSkip the infrastructure headaches. Auto-scaling, pay-as-you-go, no-ops approach lets you focus on innovating your application.
- Various HDL (Verilog) IP Cores☆889Jul 1, 2021Updated 4 years ago
- Verilog UART☆195Jun 4, 2013Updated 12 years ago
- Verilog UART☆547Feb 27, 2025Updated last year
- SPI master and SPI slave for FPGA written in VHDL☆181Apr 24, 2021Updated 4 years ago
- A dual clock asynchronous FIFO written in verilog, tested with Icarus Verilog☆442Feb 13, 2026Updated 2 months ago
- Go Board FPGA Project for Ambient Light Sensor in VHDL and Verilog☆10Apr 20, 2019Updated 6 years ago
- Interface Protocol in Verilog☆51Aug 2, 2019Updated 6 years ago
- A simple, basic, formally verified UART controller☆330Jan 29, 2024Updated 2 years ago
- SPI通信实现FLASH读写☆17Mar 18, 2020Updated 6 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- A DDR3 memory controller in Verilog for various FPGAs☆586Oct 10, 2021Updated 4 years ago
- Verilog AXI components for FPGA implementation☆2,018Feb 27, 2025Updated last year
- Vivado诸多IP，包括图像处理等☆235Jul 28, 2024Updated last year
- A simple Verilog SPI master / slave implementation featuring all 4 modes.☆77Dec 7, 2020Updated 5 years ago
- Verilog implementation of an SPI slave interface. Intially targetted for Atlys devkit (Xilinx Spartan-6) controlled by TotalPhase Cheetah…☆41Jan 8, 2025Updated last year
- Simple RiscV core for academic purpose.☆23Apr 29, 2020Updated 5 years ago
- Project in Course named DESIGN AND IMPLEMENTATION OF COMMUNICATION PROTOCOLS in FCU☆15Oct 18, 2014Updated 11 years ago
- AMBA bus lecture material☆526Jan 21, 2020Updated 6 years ago
- Verilog PCI express components☆1,574Apr 26, 2024Updated last year
- Bare Metal GPUs on DigitalOcean Gradient AI • AdPurpose-built for serious AI teams training foundational models, running large-scale inference, and pushing the boundaries of what's possible.
- All code found on nandland is here. underconstruction.gif☆366Aug 21, 2022Updated 3 years ago
- AXI4 Full, Lite, and AxiStream verification components. AXI4 Interface Master, Responder, and Memory verification components. AxiStream t…☆149Mar 16, 2026Updated last month
- FPGA工程合集-涉及图像、通信、接口、算法等，详见WIKI☆12Sep 7, 2024Updated last year
- Project in course “FPGA Design for Communication Systems”☆16Dec 30, 2023Updated 2 years ago
- Verilog AXI stream components for FPGA implementation☆881Feb 27, 2025Updated last year
- Hardware Description Language Translator☆19Apr 10, 2026Updated last week
- Verilog digital signal processing components☆172Oct 30, 2022Updated 3 years ago
- Verilog Ethernet components for FPGA implementation☆2,917Feb 27, 2025Updated last year
- Verilog module for I2C Master, up to 16 bit sub addr, 7bit slave address, and multiple byte read/write capable☆27Mar 3, 2026Updated last month
- Wordpress hosting with auto-scaling - Free Trial • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- The CORE-V CVA5 is an Application class 5-stage RISC-V CPU specifically targetting FPGA implementations.☆130Jul 11, 2025Updated 9 months ago
- Must-have verilog systemverilog modules☆1,949Mar 12, 2026Updated last month
- Verilog Design, Simulation & Synthesis of Digital ASIC Projects☆18Jan 27, 2023Updated 3 years ago
- synthesiseable ieee 754 floating point library in verilog☆732Mar 13, 2023Updated 3 years ago
- A 32 bit RISCV Based SOC with QSpi , Uart and 8 bit SDRAM Controller tagetted to efebless shuttle program☆21Mar 22, 2023Updated 3 years ago
- Gigabit Ethernet UDP communication driver☆83Jul 26, 2019Updated 6 years ago
- Library of reusable VHDL components☆28Mar 7, 2024Updated 2 years ago