shieldforever / NeuronQuantLinks
[ASP-DAC 2025] "NeuronQuant: Accurate and Efficient Post-Training Quantization for Spiking Neural Networks" Official Implementation
☆12Updated 7 months ago
Alternatives and similar repositories for NeuronQuant
Users that are interested in NeuronQuant are comparing it to the libraries listed below
Sorting:
- The official implementation of HPCA 2025 paper, Prosperity: Accelerating Spiking Neural Networks via Product Sparsity☆36Updated 2 months ago
- LoAS: Fully Temporal-Parallel Dataflow for Dual-Sparse Spiking Neural Networks, MICRO 2024.☆13Updated 6 months ago
- ☆48Updated 4 years ago
- ☆18Updated 2 years ago
- An efficient spatial accelerator enabling hybrid sparse attention mechanisms for long sequences☆29Updated last year
- [DATE 2025] Official implementation and dataset of AIrchitect v2: Learning the Hardware Accelerator Design Space through Unified Represen…☆16Updated 8 months ago
- ☆12Updated last year
- [TCAD'23] AccelTran: A Sparsity-Aware Accelerator for Transformers☆51Updated last year
- Open-source of MSD framework☆16Updated 2 years ago
- ViTALiTy (HPCA'23) Code Repository☆23Updated 2 years ago
- This is simple code of SpikedAttention (Neurips 2024)☆20Updated 6 months ago
- [HPCA'21] SpAtten: Efficient Sparse Attention Architecture with Cascade Token and Head Pruning☆106Updated last year
- ☆35Updated 5 years ago
- A general framework for optimizing DNN dataflow on systolic array☆38Updated 4 years ago
- A Unified Framework for Training, Mapping and Simulation of ReRAM-Based Convolutional Neural Network Acceleration☆35Updated 3 years ago
- ☆29Updated 6 months ago
- A bit-level sparsity-awared multiply-accumulate process element.☆16Updated last year
- [ICASSP'20] DNN-Chip Predictor: An Analytical Performance Predictor for DNN Accelerators with Various Dataflows and Hardware Architecture…☆25Updated 3 years ago
- Artifact material for [HPCA 2025] #2108 "UniNDP: A Unified Compilation and Simulation Tool for Near DRAM Processing Architectures"☆42Updated last month
- H2-LLM: Hardware-Dataflow Co-Exploration for Heterogeneous Hybrid-Bonding-based Low-Batch LLM Inference☆66Updated 5 months ago
- MICRO22 artifact evaluation for Sparseloop☆44Updated 3 years ago
- [TECS'23] A project on the co-design of Accelerators and CNNs.☆21Updated 2 years ago
- Here are some implementations of basic hardware units in RTL language (verilog for now), which can be used for area/power evaluation and …☆11Updated 2 years ago
- ☆18Updated last year
- A systolic array simulator for multi-cycle MACs and varying-byte words, with the paper accepted to HPCA 2022.☆81Updated 3 years ago
- ☆25Updated last year
- Multi-core HW accelerator mapping optimization framework for layer-fused ML workloads.☆59Updated 3 months ago
- SSR: Spatial Sequential Hybrid Architecture for Latency Throughput Tradeoff in Transformer Acceleration (Full Paper Accepted in FPGA'24)☆33Updated this week
- An HBM FPGA based SpMV Accelerator☆15Updated last year
- DOSA: Differentiable Model-Based One-Loop Search for DNN Accelerators☆18Updated last year