shieldforever / NeuronQuantLinks
[ASP-DAC 2025] "NeuronQuant: Accurate and Efficient Post-Training Quantization for Spiking Neural Networks" Official Implementation
☆13Updated 8 months ago
Alternatives and similar repositories for NeuronQuant
Users that are interested in NeuronQuant are comparing it to the libraries listed below
Sorting:
- The official implementation of HPCA 2025 paper, Prosperity: Accelerating Spiking Neural Networks via Product Sparsity☆36Updated 3 months ago
- LoAS: Fully Temporal-Parallel Dataflow for Dual-Sparse Spiking Neural Networks, MICRO 2024.☆14Updated 8 months ago
- An efficient spatial accelerator enabling hybrid sparse attention mechanisms for long sequences☆30Updated last year
- ☆47Updated 4 years ago
- ViTALiTy (HPCA'23) Code Repository☆23Updated 2 years ago
- ☆18Updated last year
- ☆18Updated 2 years ago
- ☆31Updated 7 months ago
- ☆35Updated 5 years ago
- ☆12Updated 2 years ago
- (Verilog) A simple convolution layer implementation with systolic array structure☆13Updated 3 years ago
- A bit-level sparsity-awared multiply-accumulate process element.☆18Updated last year
- A DAG processor and compiler for a tree-based spatial datapath.☆14Updated 3 years ago
- This is simple code of SpikedAttention (Neurips 2024)☆20Updated 7 months ago
- A Unified Framework for Training, Mapping and Simulation of ReRAM-Based Convolutional Neural Network Acceleration☆35Updated 3 years ago
- [HPCA'21] SpAtten: Efficient Sparse Attention Architecture with Cascade Token and Head Pruning☆114Updated last year
- Here are some implementations of basic hardware units in RTL language (verilog for now), which can be used for area/power evaluation and …☆11Updated 2 years ago
- [TCAD'23] AccelTran: A Sparsity-Aware Accelerator for Transformers☆54Updated 2 years ago
- bitfusion verilog implementation☆12Updated 3 years ago
- H2-LLM: Hardware-Dataflow Co-Exploration for Heterogeneous Hybrid-Bonding-based Low-Batch LLM Inference☆76Updated 7 months ago
- [ICASSP'20] DNN-Chip Predictor: An Analytical Performance Predictor for DNN Accelerators with Various Dataflows and Hardware Architecture…☆25Updated 3 years ago
- Open-source of MSD framework☆16Updated 2 years ago
- ☆24Updated 2 years ago
- [DATE 2025] Official implementation and dataset of AIrchitect v2: Learning the Hardware Accelerator Design Space through Unified Represen…☆18Updated 10 months ago
- SATA_Sim is an energy estimation framework for Backpropagation-Through-Time (BPTT) based Spiking Neural Networks (SNNs) training and infe…☆28Updated last year
- ☆20Updated last year
- NeuroSync: A Scalable and Accurate Brain Simulation System using Safe and Efficient Speculation (HPCA 2022)☆12Updated 3 years ago
- [TECS'23] A project on the co-design of Accelerators and CNNs.☆21Updated 2 years ago
- A systolic array simulator for multi-cycle MACs and varying-byte words, with the paper accepted to HPCA 2022.☆82Updated 4 years ago
- A general framework for optimizing DNN dataflow on systolic array☆38Updated 4 years ago