rlin27 / BATMANN
Implementation for paper "BATMANN: A Binarized-All-Through Memory-Augmented Neural Network for Efficient In-Memory Computing"
☆12Updated 3 years ago
Alternatives and similar repositories for BATMANN:
Users that are interested in BATMANN are comparing it to the libraries listed below
- Neural Network-Hardware Co-design for Scalable RRAM-based BNN Accelerators☆11Updated 6 years ago
- Benchmark framework of compute-in-memory based accelerators for deep neural network (on-chip training chip focused)☆48Updated 3 years ago
- Benchmark framework of 3D integrated CIM accelerators for popular DNN inference, support both monolithic and heterogeneous 3D integration☆22Updated 3 years ago
- Benchmark framework of compute-in-memory based accelerators for deep neural network☆42Updated 4 years ago
- ☆16Updated 2 years ago
- Stochastic Computing for Deep Neural Networks☆33Updated 4 years ago
- [ICML 2021] "Auto-NBA: Efficient and Effective Search Over the Joint Space of Networks, Bitwidths, and Accelerators" by Yonggan Fu, Yonga…☆15Updated 3 years ago
- Benchmark framework of compute-in-memory based accelerators for deep neural network (inference engine focused)☆21Updated 3 years ago
- A general framework for optimizing DNN dataflow on systolic array☆35Updated 4 years ago
- FracBNN: Accurate and FPGA-Efficient Binary Neural Networks with Fractional Activations☆93Updated 3 years ago
- Approximate layers - TensorFlow extension☆27Updated 3 weeks ago
- A DAG processor and compiler for a tree-based spatial datapath.☆13Updated 2 years ago
- ☆18Updated 2 years ago
- ☆70Updated 5 years ago
- ☆11Updated 5 years ago
- ☆10Updated 5 months ago
- ReckOn: A Spiking RNN Processor Enabling On-Chip Learning over Second-Long Timescales - HDL source code and documentation.☆84Updated 3 years ago
- Hardware implementation of Spiking Neural Network on a PYNQ-Z1 board☆36Updated 5 years ago
- Benchmark framework of compute-in-memory based accelerators for deep neural network (inference engine focused)☆9Updated 3 years ago
- Spiking Neural Network Accelerator☆15Updated 2 years ago
- ☆26Updated last month
- ☆19Updated 4 years ago
- Spiking neural network implementation using Verilog with LIF (Leaky Integrate-and-Fire) neurons☆16Updated 4 years ago
- Training and Implementation of a CNN for image classification with binary weights and activations on FPGA with HLS tools☆51Updated 6 years ago
- ☆26Updated last year
- ☆71Updated 2 years ago
- Docker container with tools for the Timeloop/Accelergy tutorial☆22Updated last year
- ☆17Updated 4 years ago
- HW accelerator mapping optimization framework for in-memory computing☆22Updated 3 months ago
- Designs for finalist teams of the DAC System Design Contest☆37Updated 4 years ago