rlin27 / BATMANNLinks
Implementation for paper "BATMANN: A Binarized-All-Through Memory-Augmented Neural Network for Efficient In-Memory Computing"
☆12Updated 3 years ago
Alternatives and similar repositories for BATMANN
Users that are interested in BATMANN are comparing it to the libraries listed below
Sorting:
- Stochastic Computing for Deep Neural Networks☆33Updated 4 years ago
- FracBNN: Accurate and FPGA-Efficient Binary Neural Networks with Fractional Activations☆95Updated 4 years ago
- Benchmark framework of compute-in-memory based accelerators for deep neural network☆45Updated 5 years ago
- Benchmark framework of compute-in-memory based accelerators for deep neural network (on-chip training chip focused)☆53Updated 4 years ago
- Benchmark framework of compute-in-memory based accelerators for deep neural network (inference engine focused)☆22Updated 4 years ago
- Benchmark framework of 3D integrated CIM accelerators for popular DNN inference, support both monolithic and heterogeneous 3D integration☆24Updated 4 years ago
- ☆71Updated 5 years ago
- ☆35Updated 5 years ago
- Neural Network-Hardware Co-design for Scalable RRAM-based BNN Accelerators☆11Updated 6 years ago
- Sparse CNN Accelerator targeting Intel FPGA☆12Updated 4 years ago
- [ICML 2021] "Auto-NBA: Efficient and Effective Search Over the Joint Space of Networks, Bitwidths, and Accelerators" by Yonggan Fu, Yonga…☆15Updated 3 years ago
- QuickEst repository: Quick Estimation of Quality of Results☆26Updated 7 years ago
- Compact LSTM inference kernel (CLINK) designed in C/HLS for FPGA implementation.☆17Updated 6 years ago
- ☆32Updated last year
- A DAG processor and compiler for a tree-based spatial datapath.☆14Updated 3 years ago
- ☆72Updated 2 years ago
- Training and Implementation of a CNN for image classification with binary weights and activations on FPGA with HLS tools☆52Updated 7 years ago
- A Fast DNN Accelerator Design Space Exploration Framework.☆46Updated 3 years ago
- [ASAP 2020; FPGA 2020] Hardware architecture to accelerate GNNs (common IP modules for minibatch training and full batch inference)☆41Updated 4 years ago
- ☆62Updated 5 years ago
- PyTorch implementation of DiracDeltaNet from paper Synetgy: Algorithm-hardware Co-design for ConvNet Accelerators on Embedded FPGAs☆33Updated 6 years ago
- Quantized ResNet50 Dataflow Acceleration on Alveo, with PYNQ☆59Updated 3 years ago
- Quantized Training for Convolutional Neural Networks using Xilinx Brevitas☆12Updated 3 years ago
- ☆31Updated 7 months ago
- Docker container with tools for the Timeloop/Accelergy tutorial☆22Updated last year
- This repository contains the hardware implementation for Static BFP convolution on FPGA☆10Updated 6 years ago
- ☆16Updated 2 years ago
- Fast Emulation of Approximate DNN Accelerators in PyTorch☆28Updated last year
- An HLS based winograd systolic CNN accelerator☆54Updated 4 years ago
- A framework for fast exploration of the depth-first scheduling space for DNN accelerators☆41Updated 2 years ago