EvgenyMuryshkin / QuokkaEvaluation
Example projects for Quokka FPGA toolkit
☆37Updated 2 years ago
Alternatives and similar repositories for QuokkaEvaluation:
Users that are interested in QuokkaEvaluation are comparing it to the libraries listed below
- Basic USB 1.1 Host Controller for small FPGAs☆88Updated 4 years ago
- FPGA IP cores for the Antikernel OS, intended to be included as a submodule in SoC integrations☆62Updated this week
- Wishbone interconnect utilities☆38Updated 3 weeks ago
- The ILA allows you to perform in-system debugging of your designs on the GateMate FPGA at runtime. All signals of your design inside the …☆50Updated last month
- ☆43Updated 2 years ago
- ☆44Updated 2 years ago
- A collection of debugging busses developed and presented at zipcpu.com☆37Updated last year
- ☆30Updated 4 years ago
- ☆22Updated 2 years ago
- An all-digital GPS disciplined oscillator using MMCM phase shift.☆27Updated 2 years ago
- Generate Zynq configurations without using the vendor GUI☆30Updated last year
- FTDI FT245 Style Synchronous/Asynchronous FIFO Bridge☆32Updated 3 years ago
- USB serial device (CDC-ACM)☆37Updated 4 years ago
- A demonstration showing how several components can be compsed to build a simulated spectrogram☆42Updated 10 months ago
- Using VexRiscv without installing Scala☆37Updated 3 years ago
- Portable Verilog RTL interface to S27KL0641DABHI020 64Mbit HyperRAM IC☆84Updated 6 years ago
- Extensible FPGA control platform☆57Updated last year
- Spen's Official OpenOCD Mirror☆48Updated 11 months ago
- Design to connect Lattice Ultraplus FPGA to LH154Q01 Display☆28Updated 6 years ago
- experimentation with gnu make for Xilinx Vivado compilation. dependencies can be complicated.☆22Updated last year
- A basic HyperRAM controller for Lattice iCE40 Ultraplus FPGAs☆61Updated 6 years ago
- Small footprint and configurable JESD204B core☆41Updated last month
- This repo is for Efinix Xyloni development board users. It has projects and software to get you started working with the board.☆42Updated 2 years ago
- Demo of how to use https://github.com/openXC7 tools (yosys+nextpnr-xilinx) to implement the HW side of a custom SoC with RISC-V CPU & our…☆22Updated last week
- A padring generator for ASICs☆25Updated last year
- Common elements for FPGA Design (FIFOs, RAMs, etc.)☆33Updated last week
- PicoRV☆44Updated 5 years ago
- This repository contains synthesizable examples which use the PoC-Library.☆36Updated 4 years ago
- Generic FPGA SDRAM controller, originally made for AS4C4M16SA☆79Updated 4 years ago
- SoC based on SERV, Olof Kindgren's bit-serial RISC-V processor. Provides Execute in Place (XiP) from Flash.☆29Updated 4 years ago