Example projects for Quokka FPGA toolkit
☆37Mar 4, 2026Updated last month
Alternatives and similar repositories for QuokkaEvaluation
Users that are interested in QuokkaEvaluation are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- A repo of basic Verilog/SystemVerilog modules useful in other circuits.☆21Nov 18, 2017Updated 8 years ago
- Open source MPSoC running 620 MIPS (CHStone) of RISC-V (RV32iMC) programms on the ARTY board (XC7A35T).☆22Dec 20, 2019Updated 6 years ago
- FPGA Portable Music Generator☆11Aug 1, 2018Updated 7 years ago
- QuSoC demo projects and template☆24Mar 4, 2026Updated last month
- Cross compile FPGA tools☆21Jan 4, 2021Updated 5 years ago
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- Nirah is a project aimed at automatically wrapping verilator C++ models in python in order for high level, extendable control and verific…☆12Mar 6, 2019Updated 7 years ago
- Dual MikroBUS board for Upduino 2 FPGA☆18May 24, 2018Updated 7 years ago
- A extremely size-optimized RV32I soft processor for FPGA.☆27Jun 19, 2018Updated 7 years ago
- Python script for generating Xilinx .coe files for RAM initializing☆18Jan 3, 2019Updated 7 years ago
- OpenFPGA☆34Mar 12, 2018Updated 8 years ago
- ☆20Jun 18, 2022Updated 3 years ago
- Multicomp Z80 CP/M implementation for the Ice40 (myStorm BlackIce)☆16Apr 23, 2018Updated 7 years ago
- A mixed signal netlist language (pre-alpha)☆61Aug 20, 2018Updated 7 years ago
- lightweight open HLS for FPGA rapid prototyping☆20Mar 22, 2018Updated 8 years ago
- GPUs on demand by Runpod - Special Offer Available • AdRun AI, ML, and HPC workloads on powerful cloud GPUs—without limits or wasted spend. Deploy GPUs in under a minute and pay by the second.
- DVI video out example for prjtrellis☆17Jan 20, 2019Updated 7 years ago
- KISCV, a KISS principle riscv32i CPU☆28Jan 11, 2025Updated last year
- Experimental Tiny Tapeout chip on IHP SG13G2 0.13 μm BiCMOS process☆19Mar 30, 2025Updated last year
- ☆71May 5, 2023Updated 2 years ago
- Some Python scripts to program Xilinx FPGAs using OpenOCD☆24Oct 22, 2016Updated 9 years ago
- Resource-efficient 16-bit CPU architecture for FPGA control plane☆97Feb 20, 2025Updated last year
- Test of ICEstick PLL usage with Yosys/Arachne-PNR/Icetools☆21Oct 8, 2016Updated 9 years ago
- J-Core J2/J32 5 stage pipeline CPU core☆61Nov 24, 2020Updated 5 years ago
- ☆64Jul 21, 2020Updated 5 years ago
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- XC2064 bitstream documentation☆18Sep 24, 2018Updated 7 years ago
- Python tools to interact with boundary scan-capable devices. Useful for reverse engineering, testing, etc.☆17May 3, 2016Updated 9 years ago
- AGM bitstream utilities and decoded files from Supra☆51Aug 9, 2025Updated 8 months ago
- An open-source implementation of Wi-Fi HaLow, a.k.a. IEEE 802.11ah☆29Sep 13, 2024Updated last year
- A Javascript library for generating blocks for the ICEstudio FPGA development environment☆10Jul 31, 2018Updated 7 years ago
- Design to connect Lattice Ultraplus FPGA to LH154Q01 Display☆28Jul 25, 2018Updated 7 years ago
- A minimal-area RISC-V core with a scalable data path to 1, 2, 4, or 8 bits and manifold variants.☆114Updated this week
- FPGA 101 - Workshop materials☆79Mar 17, 2019Updated 7 years ago
- Adding PR to the PYNQ Overlay☆19Apr 19, 2017Updated 8 years ago
- Serverless GPU API endpoints on Runpod - Bonus Credits • AdSkip the infrastructure headaches. Auto-scaling, pay-as-you-go, no-ops approach lets you focus on innovating your application.
- Application to share files with in a peer-to-peer fashion. Also demonstration of the UDS protocol.☆21Sep 27, 2019Updated 6 years ago
- Digital Signal Processing Library☆15May 4, 2017Updated 8 years ago
- Constraints file and Verilog demo code for the Pano Logic Zero Client G2☆18Dec 4, 2018Updated 7 years ago
- Snapshot of the April 2000 XSOC/xr16 Project Beta 0.93, collateral for Jan Gray's series "Building a RISC System in an FPGA" published in…☆13Jan 7, 2023Updated 3 years ago
- This repo will show how to build FFTW on Zynq☆18Jan 31, 2025Updated last year
- A pipelined RISC-V processor☆63Dec 1, 2023Updated 2 years ago
- Linux capable RISC-V SoC designed to be readable and useful.☆160Dec 19, 2025Updated 3 months ago