Example projects for Quokka FPGA toolkit
☆37Mar 4, 2026Updated 7 months ago
Alternatives and similar repositories for QuokkaEvaluation
Users that are interested in QuokkaEvaluation are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Open source MPSoC running 620 MIPS (CHStone) of RISC-V (RV32iMC) programms on the ARTY board (XC7A35T).☆22Dec 20, 2019Updated 6 years ago
- A repo of basic Verilog/SystemVerilog modules useful in other circuits.☆21Nov 18, 2017Updated 8 years ago
- FPGA Portable Music Generator☆11Aug 1, 2018Updated 8 years ago
- QuSoC demo projects and template☆24Mar 4, 2026Updated 7 months ago
- A extremely size-optimized RV32I soft processor for FPGA.☆27Jun 19, 2018Updated 8 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- OpenFPGA☆34Mar 12, 2018Updated 8 years ago
- Cross compile FPGA tools☆21Jan 4, 2021Updated 5 years ago
- Nirah is a project aimed at automatically wrapping verilator C++ models in python in order for high level, extendable control and verific…☆12Mar 6, 2019Updated 7 years ago
- Dual MikroBUS board for Upduino 2 FPGA☆18May 24, 2018Updated 8 years ago
- ☆10Jun 26, 2025Updated last year
- ☆64Jul 21, 2020Updated 6 years ago
- Constraints file and Verilog demo code for the Pano Logic Zero Client G2☆18Dec 4, 2018Updated 7 years ago
- An implementation of "Tic Tac Toe" in Verilog. FPGA versus user, FPGA knows how to win!☆10Jan 14, 2026Updated 9 months ago
- IP cores for the FPGA Libre project☆12Aug 7, 2017Updated 9 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- Python script for generating Xilinx .coe files for RAM initializing☆20Jan 3, 2019Updated 7 years ago
- ☆20Jun 18, 2022Updated 4 years ago
- 通过SPI协议实现FPGA multiboot在线升级功能☆13May 17, 2018Updated 8 years ago
- Multicomp Z80 CP/M implementation for the Ice40 (myStorm BlackIce)☆17Apr 23, 2018Updated 8 years ago
- A mixed signal netlist language (pre-alpha)☆62Aug 20, 2018Updated 8 years ago
- Developing Smith Waterman accelerators on F1 instances using 1st CLaaS☆12Oct 27, 2022Updated 3 years ago
- DVI video out example for prjtrellis☆17Jan 20, 2019Updated 7 years ago
- lightweight open HLS for FPGA rapid prototyping☆20Mar 22, 2018Updated 8 years ago
- This is an OOT module for GNU Radio integrating verilog simulation feature☆38Sep 23, 2019Updated 7 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Documenting the Xilinx 7-series bit-stream format.☆16Oct 14, 2026Updated last week
- This repo is for Efinix Xyloni development board users. It has projects and software to get you started working with the board.☆49Jan 16, 2023Updated 3 years ago
- Resource-efficient 16-bit CPU architecture for FPGA control plane☆97Feb 20, 2025Updated last year
- Test of ICEstick PLL usage with Yosys/Arachne-PNR/Icetools☆21Oct 8, 2016Updated 10 years ago
- Verilog FPGA Parts Library. Old Octavo soft-CPU project.☆76Apr 2, 2019Updated 7 years ago
- ☆73May 5, 2023Updated 3 years ago
- Some Python scripts to program Xilinx FPGAs using OpenOCD☆25Oct 22, 2016Updated 10 years ago
- Colecciones para el tutorial Electrónica digital para Makers con FPGAs Libres☆11Dec 4, 2018Updated 7 years ago
- Digital Signal Processing Library☆15May 4, 2017Updated 9 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- A Javascript library for generating blocks for the ICEstudio FPGA development environment☆10Jul 31, 2018Updated 8 years ago
- ☆31Feb 1, 2023Updated 3 years ago
- 基于ONOS的G-SRv6代码☆36Aug 10, 2021Updated 5 years ago
- XC2064 bitstream documentation☆19Sep 24, 2018Updated 8 years ago
- KISCV, a KISS principle riscv32i CPU☆28Jan 11, 2025Updated last year
- Experimental Tiny Tapeout chip on IHP SG13G2 0.13 μm BiCMOS process☆19Mar 30, 2025Updated last year
- Mirror of git://git.zerfleddert.de/usb-driver☆22Aug 9, 2013Updated 13 years ago