EvgenyMuryshkin / QuokkaEvaluationLinks
Example projects for Quokka FPGA toolkit
☆37Updated 2 years ago
Alternatives and similar repositories for QuokkaEvaluation
Users that are interested in QuokkaEvaluation are comparing it to the libraries listed below
Sorting:
- The ILA allows you to perform in-system debugging of your designs on the GateMate FPGA at runtime. All signals of your design inside the …☆55Updated 3 weeks ago
- Basic USB 1.1 Host Controller for small FPGAs☆94Updated 5 years ago
- FPGA IP cores for the Antikernel OS, intended to be included as a submodule in SoC integrations☆67Updated last month
- Portable Verilog RTL interface to S27KL0641DABHI020 64Mbit HyperRAM IC☆91Updated 7 years ago
- A demonstration showing how several components can be compsed to build a simulated spectrogram☆46Updated last year
- Show the time on a VGA monitor. Submitted for the Google MPW1 ASIC shuttle.☆62Updated 3 years ago
- ☆30Updated 4 years ago
- A collection of debugging busses developed and presented at zipcpu.com☆41Updated last year
- Nitro USB FPGA core☆86Updated last year
- RISC-V Processor written in Amaranth HDL☆39Updated 3 years ago
- Wishbone interconnect utilities☆42Updated 8 months ago
- A padring generator for ASICs☆25Updated 2 years ago
- Small footprint and configurable Inter-Chip communication cores☆65Updated 2 weeks ago
- Generic FPGA SDRAM controller, originally made for AS4C4M16SA☆80Updated 5 years ago
- ☆45Updated 2 years ago
- CologneChip GateMate FPGA Module: GMM-7550☆24Updated last week
- Extensible FPGA control platform☆61Updated 2 years ago
- ☆20Updated 3 years ago
- Design to connect Lattice Ultraplus FPGA to LH154Q01 Display☆28Updated 7 years ago
- RISCV SoftCPU Contest 2018☆14Updated 6 years ago
- LBNL RF controls support HDL libraries. Mirroring LBNL's internal Gitlab repository, which is CI enabled☆66Updated last week
- Generate Zynq configurations without using the vendor GUI☆30Updated 2 years ago
- ☆22Updated 3 years ago
- Constraint files for Hardware Description Language (HDL) designs targeting FPGA boards☆45Updated this week
- This repository contains iCEBreaker examples for Amaranth HDL.☆39Updated last year
- Generic Logic Interfacing Project☆47Updated 5 years ago
- LiteX development baseboards arround the SQRL Acorn.☆70Updated 7 months ago
- Experimental Tiny Tapeout chip on IHP SG13G2 0.13 μm BiCMOS process☆18Updated 6 months ago
- A minimal-area RISC-V core with a scalable data path to 1, 2, 4, or 8 bits and manifold variants.☆107Updated last month
- Featherweight RISC-V implementation☆53Updated 3 years ago