EvgenyMuryshkin / QuokkaEvaluationView external linksLinks
Example projects for Quokka FPGA toolkit
☆37Jan 13, 2023Updated 3 years ago
Alternatives and similar repositories for QuokkaEvaluation
Users that are interested in QuokkaEvaluation are comparing it to the libraries listed below
Sorting:
- A repo of basic Verilog/SystemVerilog modules useful in other circuits.☆21Nov 18, 2017Updated 8 years ago
- Open source MPSoC running 620 MIPS (CHStone) of RISC-V (RV32iMC) programms on the ARTY board (XC7A35T).☆22Dec 20, 2019Updated 6 years ago
- Nirah is a project aimed at automatically wrapping verilator C++ models in python in order for high level, extendable control and verific…☆12Mar 6, 2019Updated 6 years ago
- A extremely size-optimized RV32I soft processor for FPGA.☆27Jun 19, 2018Updated 7 years ago
- ☆10Jun 26, 2025Updated 7 months ago
- QuSoC demo projects and template☆24Jun 2, 2024Updated last year
- lightweight open HLS for FPGA rapid prototyping☆20Mar 22, 2018Updated 7 years ago
- Cross compile FPGA tools☆21Jan 4, 2021Updated 5 years ago
- ☆20Jun 18, 2022Updated 3 years ago
- ☆70May 5, 2023Updated 2 years ago
- Resources from my class on computer architecture design☆10Apr 25, 2018Updated 7 years ago
- AGM bitstream utilities and decoded files from Supra☆48Aug 9, 2025Updated 6 months ago
- FPGA Portable Music Generator☆11Aug 1, 2018Updated 7 years ago
- Experiments for iCEstick evaluation board with iCE40HX-1k FPGA - using open source toolchain☆13Nov 24, 2015Updated 10 years ago
- ☆15Dec 17, 2025Updated last month
- Some Python scripts to program Xilinx FPGAs using OpenOCD☆24Oct 22, 2016Updated 9 years ago
- Design to connect Lattice Ultraplus FPGA to LH154Q01 Display☆28Jul 25, 2018Updated 7 years ago
- Python tools to interact with boundary scan-capable devices. Useful for reverse engineering, testing, etc.☆17May 3, 2016Updated 9 years ago
- A mixed signal netlist language (pre-alpha)☆61Aug 20, 2018Updated 7 years ago
- This is an OOT module for GNU Radio integrating verilog simulation feature☆38Sep 23, 2019Updated 6 years ago
- Constraints file and Verilog demo code for the Pano Logic Zero Client G2☆17Dec 4, 2018Updated 7 years ago
- nMigen examples for the ULX3S board☆16Nov 30, 2020Updated 5 years ago
- Filelist generator☆20Feb 3, 2026Updated last week
- OpenFPGA☆34Mar 12, 2018Updated 7 years ago
- Icarus SIMBUS☆20Nov 6, 2019Updated 6 years ago
- Information on cores available on the Ulx3s ECP5 FPGA board☆14May 1, 2020Updated 5 years ago
- Multicomp Z80 CP/M implementation for the Ice40 (myStorm BlackIce)☆15Apr 23, 2018Updated 7 years ago
- An open-source implementation of Wi-Fi HaLow, a.k.a. IEEE 802.11ah☆24Sep 13, 2024Updated last year
- JESD204B core for Migen/MiSoC☆35May 5, 2021Updated 4 years ago
- HeteroSim is a full system simulator supporting x86 multicore processors combined with a FPGA via bus-based architecture. Flexible design…☆21Jul 11, 2016Updated 9 years ago
- DVI video out example for prjtrellis☆17Jan 20, 2019Updated 7 years ago
- Scratchpad repository for the 100-day FPGA challenge☆14Jul 11, 2019Updated 6 years ago
- ☆18Mar 25, 2023Updated 2 years ago
- Dual MikroBUS board for Upduino 2 FPGA☆18May 24, 2018Updated 7 years ago
- Python script for generating Xilinx .coe files for RAM initializing☆18Jan 3, 2019Updated 7 years ago
- A tool to convert EAGLE(tm) CAD projects to KiCad☆14Feb 28, 2017Updated 8 years ago
- Space Invaders in Verilog for the iCE40 H1K☆17Feb 15, 2024Updated last year
- This repo will show how to build FFTW on Zynq☆15Jan 31, 2025Updated last year
- XC2064 bitstream documentation☆18Sep 24, 2018Updated 7 years ago