tastynoob / ritter-socLinks
a 4-pipeline riscv soc ( included core, periph), based with rv32im ,designed by verilog
☆23Updated 2 years ago
Alternatives and similar repositories for ritter-soc
Users that are interested in ritter-soc are comparing it to the libraries listed below
Sorting:
- A picorv32-riscv Soc with DMAC and Ethernet controller & lwip & Kirtex7@333MHz☆76Updated 4 years ago
- An embed RISC-V Core with RV32IMZicsr ISA named SparrowRV.☆69Updated 2 years ago
- Cortex M0 based SoC☆75Updated 4 years ago
- OpenXuantie - OpenE902 Core☆161Updated last year
- ☆70Updated 9 years ago
- ☆74Updated 4 years ago
- Step by step tutorial for building CortexM0 SoC☆38Updated 3 years ago
- ☆38Updated 10 years ago
- DDR2 memory controller written in Verilog☆78Updated 13 years ago
- AXI DMA 32 / 64 bits☆122Updated 11 years ago
- AXI4 and AXI4-Lite interface definitions☆97Updated 5 years ago
- Generic AXI to AHB bridge☆17Updated 11 years ago
- AXI总线连接器☆105Updated 5 years ago
- OpenXuantie - OpenE906 Core☆144Updated last year
- AMBA bus generator including AXI, AHB, and APB☆106Updated 4 years ago
- upgrade to e203 (a risc-v core)☆45Updated 5 years ago
- AHB3-Lite Interconnect☆95Updated last year
- ARM中通过APB总线连接的UART模块☆69Updated 5 years ago
- AHB DMA 32 / 64 bits☆56Updated 11 years ago
- AXI协议规范中文翻译版☆165Updated 3 years ago
- PCIE 5.0 Graduation project (Verification Team)☆86Updated last year
- SDRAM controller with AXI4 interface☆98Updated 6 years ago
- AMBA bus generator including AXI4, AXI3, AHB, and APB☆224Updated 2 years ago
- 视频旋转（2019FPGA大赛）☆37Updated 5 years ago
- A VerilogHDL MCU Core based ARMv6 Cortex-M0☆21Updated 5 years ago
- AXI master to AHB slave, support INCR/WRAP, out of standing, do not advanced feature such as support out of order, retry, split, etc☆41Updated 3 years ago
- PulseRain Reindeer - RISCV RV32I[M] Soft CPU☆127Updated 6 years ago
- The next generation integrated development environment for processor design and verification. It has multi-hardware language support, o…☆112Updated 3 years ago
- ☆65Updated 3 years ago
- FFT implement by verilog_测试验证已通过☆59Updated 9 years ago