a 4-pipeline riscv soc ( included core, periph), based with rv32im ,designed by verilog
☆23Jul 20, 2023Updated 2 years ago
Alternatives and similar repositories for ritter-soc
Users that are interested in ritter-soc are comparing it to the libraries listed below
Sorting:
- A small test SoC for various soft-CPUs (Cortex-M0, RISC-V)☆34Mar 21, 2020Updated 5 years ago
- A 32 bit RISCV Based SOC with QSpi , Uart and 8 bit SDRAM Controller tagetted to efebless shuttle program☆21Mar 22, 2023Updated 2 years ago
- Linux-capable superscalar out-of-order RISC core (with Cache& MMU) and SoC, having been verified on Xilinx Kintex-7 FPGA.☆55Aug 14, 2024Updated last year
- Open source implementation of a Verilog formatter☆23Jun 18, 2020Updated 5 years ago
- 32 bit RISC-V CPU implementation in Verilog☆34Feb 9, 2022Updated 4 years ago
- DDR3 SDRAM Memory Controller Design & Synthesis using System Verilog☆32Nov 6, 2018Updated 7 years ago
- 适用于FPGA——利用串口通信接收幅度频率信息数据帧，控制DA输出相应正弦信号☆10Jul 10, 2019Updated 6 years ago
- FIR band-pass filter using Verilog HDL.☆12Sep 6, 2020Updated 5 years ago
- Kernel module that makes it possible to create virtual wifi devices each with a virtualized stack.☆11Dec 13, 2011Updated 14 years ago
- A CVE-2025-55182(React2Shell) Toolbox Application☆34Dec 22, 2025Updated 2 months ago
- ซอร์สโค้ดและไฟล์ต่างๆสำหรับหนังสือ "คู่มือเขียนแอพ Android ด้วย Android Studio"☆10Oct 4, 2015Updated 10 years ago
- ☆11Mar 12, 2024Updated last year
- ☆11Dec 24, 2019Updated 6 years ago
- Delta Sigma DAC FPGA☆47Feb 21, 2025Updated last year
- Implementation of a Serial Peripheral Interface(SPI) using Verilog and testing various modes of the SPI Device☆21Jul 7, 2024Updated last year
- A design of 15-order FIR filter using Verilog, with modulation and demodulation system using MATLAB☆10Aug 15, 2020Updated 5 years ago
- This is a uvm example. The video is available at https://www.bilibili.com/video/BV1yq4y177f6/☆49Mar 2, 2022Updated 4 years ago
- Verilog实现单周期非流水线32位RISCV指令集（45条）CPU☆42Dec 23, 2020Updated 5 years ago
- APB Timer Unit☆13Oct 30, 2025Updated 4 months ago
- A Lua library for creating a virtual keyboard on Linux with uinput☆13May 19, 2014Updated 11 years ago
- Contents from Solaris 8 Source Foundation☆11Oct 11, 2021Updated 4 years ago
- Waveform Generator☆11Jul 18, 2022Updated 3 years ago
- Synchronous FIFO Testbench☆11Apr 17, 2022Updated 3 years ago
- A generic standalone EFI stub for DragonOS kernel, which based on the Linux EFI stub.☆12Apr 2, 2025Updated 11 months ago
- pure C++ lib of Android resources.arsc Parser☆13Feb 21, 2014Updated 12 years ago
- Examples of ClayGL☆13Jun 17, 2019Updated 6 years ago
- The Repository contains the code of various Digital Circuits☆12Aug 7, 2023Updated 2 years ago
- Some additions to Caliburn.Micro framework.☆15Jul 28, 2014Updated 11 years ago
- Noteb-B web漏洞靶场平台☆15Jul 7, 2021Updated 4 years ago
- Verification IP for Watchdog☆12Apr 6, 2021Updated 4 years ago
- Verilog+VHDL Hierarchy Management tool ( IDE ) wraps around Vim, runs in Linux terminal window.☆12Jan 15, 2017Updated 9 years ago
- DeviceIO是一个驱动框架，用于封装嵌入式HAL驱动，为上层应用提供服务。☆10Jun 1, 2024Updated last year
- 自定义组合控件,底部多按钮切换☆10Feb 10, 2015Updated 11 years ago
- VIOLIN worker/connection pool☆10Jul 13, 2024Updated last year
- EasierUVM from Doulos now written in Python for easier UVM with framework and template generator☆13Sep 28, 2022Updated 3 years ago
- Bootcamp demo of qtek☆17Dec 22, 2014Updated 11 years ago
- coursier CLI launchers☆14Jan 7, 2026Updated 2 months ago
- ☆14Aug 10, 2023Updated 2 years ago
- Tool for parsing Android resources.arsc files☆10Mar 2, 2015Updated 11 years ago