tastynoob / ritter-socLinks
a 4-pipeline riscv soc ( included core, periph), based with rv32im ,designed by verilog
☆23Updated last year
Alternatives and similar repositories for ritter-soc
Users that are interested in ritter-soc are comparing it to the libraries listed below
Sorting:
- An embed RISC-V Core with RV32IMZicsr ISA named SparrowRV.☆62Updated 2 years ago
- A picorv32-riscv Soc with DMAC and Ethernet controller & lwip & Kirtex7@333MHz☆72Updated 3 years ago
- A VerilogHDL MCU Core based ARMv6 Cortex-M0☆21Updated 5 years ago
- Cortex M0 based SoC☆73Updated 3 years ago
- AXI4 and AXI4-Lite interface definitions☆94Updated 4 years ago
- upgrade to e203 (a risc-v core)☆44Updated 4 years ago
- ☆36Updated 9 years ago
- Generic AXI to AHB bridge☆17Updated 10 years ago
- A SDCard Controller Based AXI4 Bus with SDIO 4-wire 50MHz Mode(Max Rate 23MB/s)☆120Updated 2 years ago
- AMBA bus generator including AXI, AHB, and APB☆101Updated 3 years ago
- AXI master to AHB slave, support INCR/WRAP, out of standing, do not advanced feature such as support out of order, retry, split, etc☆42Updated 3 years ago
- SDRAM controller with AXI4 interface☆94Updated 5 years ago
- ☆64Updated 2 years ago
- ☆64Updated 2 years ago
- OpenXuantie - OpenE902 Core☆147Updated 11 months ago
- DDR2 memory controller written in Verilog☆78Updated 13 years ago
- Basic Peripheral SoC (SPI, GPIO, Timer, UART)☆63Updated 5 years ago
- ☆64Updated 9 years ago
- Step by step tutorial for building CortexM0 SoC☆38Updated 3 years ago
- Cortex_m0软核源码,可以在FPGA上直接跑,包含UART、定时器这些外设,可以用keil写用户代码。可以看看《Cortex-M0 全可编程SoC原理及实现》这本书☆23Updated 4 years ago
- Interface Protocol in Verilog☆50Updated 5 years ago
- The Ultra-Low Power RISC Core☆15Updated 5 years ago
- A generic implementation of AMBA AXI4 communication protocol. The design provides a master, a slave and an interconnect with multiple mas…☆38Updated 2 years ago
- PulseRain Reindeer - RISCV RV32I[M] Soft CPU☆128Updated 5 years ago
- AXI总线连接器☆97Updated 5 years ago
- AHB DMA 32 / 64 bits☆55Updated 10 years ago
- AXI DMA 32 / 64 bits☆114Updated 10 years ago
- 100 MB/s Ethernet MAC Layer Switch☆15Updated 10 years ago
- AHB3-Lite Interconnect☆89Updated last year
- zqh_riscv is an open source SOC system based on riscv core and tilelink NOC bus. coding with PHGL language(python DSL language). this pro…☆37Updated 3 years ago