tastynoob / ritter-socLinks
a 4-pipeline riscv soc ( included core, periph), based with rv32im ,designed by verilog
☆23Updated 2 years ago
Alternatives and similar repositories for ritter-soc
Users that are interested in ritter-soc are comparing it to the libraries listed below
Sorting:
- OpenXuantie - OpenE902 Core☆156Updated last year
- A picorv32-riscv Soc with DMAC and Ethernet controller & lwip & Kirtex7@333MHz☆73Updated 4 years ago
- An embed RISC-V Core with RV32IMZicsr ISA named SparrowRV.☆65Updated 2 years ago
- Cortex M0 based SoC☆75Updated 4 years ago
- AXI DMA 32 / 64 bits☆121Updated 11 years ago
- Step by step tutorial for building CortexM0 SoC☆38Updated 3 years ago
- This repo includes 3 independent modules: UART receiver, UART transmitter, UART to AXI4 master. 本项目包含3个独立模块:UART接收器、UART发送器、UART转AXI4交互式调…☆256Updated 2 years ago
- A SDCard Controller Based AXI4 Bus with SDIO 4-wire 50MHz Mode(Max Rate 23MB/s)☆123Updated 3 years ago
- AMBA bus generator including AXI, AHB, and APB☆107Updated 4 years ago
- AHB3-Lite Interconnect☆93Updated last year
- DDR2 memory controller written in Verilog☆78Updated 13 years ago
- AXI4 and AXI4-Lite interface definitions☆96Updated 5 years ago
- SPI Slave for FPGA in Verilog and VHDL☆214Updated last year
- ☆69Updated 9 years ago
- AMBA bus generator including AXI4, AXI3, AHB, and APB☆222Updated 2 years ago
- AXI总线连接器☆104Updated 5 years ago
- AXI协议规范中文翻译版☆163Updated 3 years ago
- An FPGA-based DDR1 controller. 基于FPGA的DDR1控制器,为低端FPGA嵌入式系统提供廉价、大容量的存储。☆191Updated 2 years ago
- OpenXuantie - OpenE906 Core☆140Updated last year
- ARM中通过APB总线连接的UART模块☆67Updated 5 years ago
- Generic AXI to AHB bridge☆17Updated 11 years ago
- OpenSource HummingBird RISC-V Software Development Kit☆164Updated last year
- Basic RISC-V Test SoC☆144Updated 6 years ago
- Verilog UART☆182Updated 12 years ago
- SSRV(Super-Scalar RISC-V) --- Super-scalar out-of-order RV32IMC CPU core, 6.4 CoreMark/MHz.☆218Updated 5 years ago
- The next generation integrated development environment for processor design and verification. It has multi-hardware language support, o…☆110Updated 3 years ago
- ☆74Updated 4 years ago
- SDRAM controller with AXI4 interface☆98Updated 6 years ago
- Basic Peripheral SoC (SPI, GPIO, Timer, UART)☆66Updated 5 years ago
- An AXI4 crossbar implementation in SystemVerilog☆175Updated last month