tastynoob / ritter-socLinks
a 4-pipeline riscv soc ( included core, periph), based with rv32im ,designed by verilog
☆23Updated 2 years ago
Alternatives and similar repositories for ritter-soc
Users that are interested in ritter-soc are comparing it to the libraries listed below
Sorting:
- OpenXuantie - OpenE902 Core☆163Updated last year
- A picorv32-riscv Soc with DMAC and Ethernet controller & lwip & Kirtex7@333MHz☆77Updated 4 years ago
- An embed RISC-V Core with RV32IMZicsr ISA named SparrowRV.☆72Updated 2 years ago
- Cortex M0 based SoC☆75Updated 4 years ago
- AMBA bus generator including AXI, AHB, and APB☆114Updated 4 years ago
- upgrade to e203 (a risc-v core)☆45Updated 5 years ago
- A SDCard Controller Based AXI4 Bus with SDIO 4-wire 50MHz Mode(Max Rate 23MB/s)☆127Updated 3 years ago
- AXI4 and AXI4-Lite interface definitions☆97Updated 5 years ago
- Step by step tutorial for building CortexM0 SoC☆38Updated 3 years ago
- ☆72Updated 9 years ago
- AXI Interface Nand Flash Controller (Sync mode)☆98Updated last year
- DDR2 memory controller written in Verilog☆78Updated 13 years ago
- ☆38Updated 10 years ago
- This repo includes 3 independent modules: UART receiver, UART transmitter, UART to AXI4 master. 本项目包含3个独立模块：UART接收器、UART发送器、UART转AXI4交互式调…☆276Updated 2 years ago
- The next generation integrated development environment for processor design and verification. It has multi-hardware language support, o…☆113Updated 3 years ago
- AXI DMA 32 / 64 bits☆122Updated 11 years ago
- ARM中通过APB总线连接的UART模块☆69Updated 5 years ago
- AMBA bus generator including AXI4, AXI3, AHB, and APB☆233Updated 2 years ago
- SSRV(Super-Scalar RISC-V) --- Super-scalar out-of-order RV32IMC CPU core, 6.4 CoreMark/MHz.☆221Updated 5 years ago
- AXI总线连接器☆105Updated 5 years ago
- Generic AXI to AHB bridge☆17Updated 11 years ago
- AHB3-Lite Interconnect☆104Updated last year
- An AXI4 crossbar implementation in SystemVerilog☆193Updated 3 months ago
- AXI协议规范中文翻译版☆165Updated 3 years ago
- A VerilogHDL MCU Core based ARMv6 Cortex-M0☆21Updated 5 years ago
- OpenXuantie - OpenE906 Core☆147Updated last year
- Basic Peripheral SoC (SPI, GPIO, Timer, UART)☆66Updated 5 years ago
- FFT implement by verilog_测试验证已通过☆58Updated 9 years ago
- commit rtl and build cosim env☆36Updated last year
- PulseRain Reindeer - RISCV RV32I[M] Soft CPU☆128Updated 6 years ago