tastynoob / ritter-soc
a 4-pipeline riscv soc ( included core, periph), based with rv32im ,designed by verilog
☆23Updated last year
Alternatives and similar repositories for ritter-soc:
Users that are interested in ritter-soc are comparing it to the libraries listed below
- A picorv32-riscv Soc with DMAC and Ethernet controller & lwip & Kirtex7@333MHz☆68Updated 3 years ago
- An embed RISC-V Core with RV32IMZicsr ISA named SparrowRV.☆60Updated 2 years ago
- Cortex M0 based SoC☆71Updated 3 years ago
- A VerilogHDL MCU Core based ARMv6 Cortex-M0☆21Updated 5 years ago
- AXI4 and AXI4-Lite interface definitions☆94Updated 4 years ago
- SDRAM controller with AXI4 interface☆89Updated 5 years ago
- ☆64Updated 2 years ago
- practice configure AHB-Lite bus protocol☆12Updated 6 years ago
- ☆36Updated 9 years ago
- Generic AXI to AHB bridge☆16Updated 10 years ago
- AMBA bus generator including AXI, AHB, and APB☆99Updated 3 years ago
- DDR2 memory controller written in Verilog☆76Updated 13 years ago
- Cortex_m0软核源码，可以在FPGA上直接跑，包含UART、定时器这些外设，可以用keil写用户代码。可以看看《Cortex-M0 全可编程SoC原理及实现》这本书☆23Updated 4 years ago
- Basic Peripheral SoC (SPI, GPIO, Timer, UART)☆63Updated 4 years ago
- Step by step tutorial for building CortexM0 SoC☆36Updated 3 years ago
- ☆60Updated 9 years ago
- A generic implementation of AMBA AXI4 communication protocol. The design provides a master, a slave and an interconnect with multiple mas…☆37Updated 2 years ago
- upgrade to e203 (a risc-v core)☆41Updated 4 years ago
- ☆57Updated 2 years ago
- AHB3-Lite Interconnect☆87Updated 10 months ago
- AXI master to AHB slave, support INCR/WRAP, out of standing, do not advanced feature such as support out of order, retry, split, etc☆39Updated 3 years ago
- UVM实战随书源码☆49Updated 6 years ago
- A SDCard Controller Based AXI4 Bus with SDIO 4-wire 50MHz Mode(Max Rate 23MB/s)☆114Updated 2 years ago
- Interface Protocol in Verilog☆49Updated 5 years ago
- A small test SoC for various soft-CPUs (Cortex-M0, RISC-V)☆31Updated 5 years ago
- ☆47Updated 2 years ago
- AXI DMA 32 / 64 bits☆111Updated 10 years ago
- USB 2.0 Device IP Core☆65Updated 7 years ago
- AXI总线连接器☆97Updated 5 years ago
- HDL code for a DDR4 memory controller implementing an Open Page Policy and Out of Order execution.☆74Updated 7 years ago