tastynoob / ritter-soc
a 4-pipeline riscv soc ( included core, periph), based with rv32im ,designed by verilog
☆20Updated last year
Related projects ⓘ
Alternatives and complementary repositories for ritter-soc
- An embed RISC-V Core with RV32IMZicsr ISA named SparrowRV.☆54Updated last year
- A picorv32-riscv Soc with DMAC and Ethernet controller & lwip & Kirtex7@333MHz☆67Updated 3 years ago
- Cortex M0 based SoC☆70Updated 3 years ago
- DDR2 memory controller written in Verilog☆72Updated 12 years ago
- A VerilogHDL MCU Core based ARMv6 Cortex-M0☆21Updated 4 years ago
- Cortex_m0软核源码，可以在FPGA上直接跑，包含UART、定时器这些外设，可以用keil写用户代码。可以看看《Cortex-M0 全可编程SoC原理及实现》这本书☆22Updated 3 years ago
- Generic AXI to AHB bridge☆15Updated 10 years ago
- upgrade to e203 (a risc-v core)☆37Updated 4 years ago
- ☆63Updated 2 years ago
- ☆34Updated 9 years ago
- OpenXuantie - OpenE902 Core☆137Updated 4 months ago
- AMBA bus generator including AXI, AHB, and APB☆90Updated 3 years ago
- PCIE 5.0 Graduation project (Verification Team)☆55Updated 9 months ago
- AXI4 and AXI4-Lite interface definitions☆83Updated 4 years ago
- ARM中通过APB总线连接的UART模块☆59Updated 4 years ago
- Step by step tutorial for building CortexM0 SoC☆35Updated 2 years ago
- practice configure AHB-Lite bus protocol☆11Updated 5 years ago
- SDRAM controller with AXI4 interface☆78Updated 5 years ago
- A SDCard Controller Based AXI4 Bus with SDIO 4-wire 50MHz Mode(Max Rate 23MB/s)☆107Updated 2 years ago
- Basic Peripheral SoC (SPI, GPIO, Timer, UART)☆58Updated 4 years ago
- ☆36Updated 2 years ago
- AHB DMA 32 / 64 bits☆50Updated 10 years ago
- ☆52Updated 8 years ago
- ☆9Updated 4 years ago
- AXI master to AHB slave, support INCR/WRAP, out of standing, do not advanced feature such as support out of order, retry, split, etc☆31Updated 2 years ago
- ☆62Updated 3 years ago
- Interface Protocol in Verilog☆47Updated 5 years ago
- commit rtl and build cosim env☆35Updated 7 months ago
- ☆16Updated 2 years ago
- AXI总线连接器☆91Updated 4 years ago