a 4-pipeline riscv soc ( included core, periph), based with rv32im ,designed by verilog
☆24Jul 20, 2023Updated 3 years ago
Alternatives and similar repositories for ritter-soc
Users that are interested in ritter-soc are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- A small test SoC for various soft-CPUs (Cortex-M0, RISC-V)☆36Mar 21, 2020Updated 6 years ago
- A 32 bit RISCV Based SOC with QSpi , Uart and 8 bit SDRAM Controller tagetted to efebless shuttle program☆22Mar 22, 2023Updated 3 years ago
- Verification IP for Watchdog☆13Apr 6, 2021Updated 5 years ago
- DSP WishBone Compatible Cores☆14Jul 17, 2014Updated 12 years ago
- ☆15Jul 16, 2026Updated 3 months ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Linux-capable superscalar out-of-order RISC core (with Cache& MMU) and SoC, having been verified on Xilinx Kintex-7 FPGA.☆56Aug 14, 2024Updated 2 years ago
- 『プログラマのためのFPGAによるRISC-Vマイコンの作り方』のサポート・リポジトリ☆13Jul 30, 2019Updated 7 years ago
- DDR3 SDRAM Memory Controller Design & Synthesis using System Verilog☆33Nov 6, 2018Updated 7 years ago
- A Direct Memory Access Controller (DMAC) with AHB-lite bus interface☆19Oct 6, 2024Updated 2 years ago
- Kernel module that makes it possible to create virtual wifi devices each with a virtualized stack.☆11Dec 13, 2011Updated 14 years ago
- ☆13Nov 5, 2017Updated 8 years ago
- AHB-lite, AHB-APB bridge and extended APB side architecture in SystemVerilog☆21Sep 2, 2023Updated 3 years ago
- ☆17Nov 11, 2015Updated 10 years ago
- Example of Chisel3 Diplomacy☆11Feb 23, 2022Updated 4 years ago
- Open source password manager - Proton Pass • AdSecurely store, share, and autofill your credentials with Proton Pass, the end-to-end encrypted password manager trusted by millions.
- This is a uvm example. The video is available at https://www.bilibili.com/video/BV1yq4y177f6/☆52Mar 2, 2022Updated 4 years ago
- みんなのSystemVerilog☆19May 12, 2022Updated 4 years ago
- "aura" my super-scalar O3 cpu core☆27May 25, 2024Updated 2 years ago
- Generate a Verilog Source file and testbench file for a given Moore FSM☆17Nov 18, 2012Updated 13 years ago
- Social Disatancing Monitor using yolov3 and DPU HW acceleration for Xilinx adaptive computing challenge 2020☆12Feb 17, 2023Updated 3 years ago
- BiSUNA framework specialized to compile for the Xilinx Alveo U50☆13Dec 3, 2020Updated 5 years ago
- ☆10Feb 27, 2020Updated 6 years ago
- It is a fpga implementation of an i2c master, framebuffer for sdd1306 display☆12May 14, 2021Updated 5 years ago
- Simple Verilog Parser In Python☆15Dec 31, 2017Updated 8 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- A classic five stage pipelined processor☆13Mar 13, 2024Updated 2 years ago
- AXI4 with a FIFO integrated with VIP☆25Feb 29, 2024Updated 2 years ago
- The Repository contains the code of various Digital Circuits☆13Aug 7, 2023Updated 3 years ago
- ☆11May 3, 2026Updated 5 months ago
- ☆21Nov 18, 2022Updated 3 years ago
- Chisel implementation of Neural Processing Unit for System on the Chip☆37Updated this week
- UI framework based on Lvgl for Chappie-II☆10Apr 17, 2023Updated 3 years ago
- Alternative compiler for the J1B embedded CPU☆15Oct 31, 2020Updated 5 years ago
- Tests for the design flow with Synopsys tools for the implementation of a RISC-V processor.☆28Sep 8, 2024Updated 2 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- ☆10Feb 8, 2023Updated 3 years ago
- Demo SoC☆10Oct 17, 2023Updated 3 years ago
- A VerilogHDL MCU Core based ARMv6 Cortex-M0☆23Jan 31, 2020Updated 6 years ago
- APB Timer Unit☆14Oct 30, 2025Updated 11 months ago
- Various caches written in Verilog-HDL☆134Apr 24, 2015Updated 11 years ago
- Verilog cache implementation of 4-way FIFO 16k Cache☆21Dec 8, 2012Updated 13 years ago
- Detection of newly drone devices, characterized by very small size. Proposal of a method that is cheaper and simpler than current methods…☆17Jul 8, 2022Updated 4 years ago