tastynoob / ritter-socLinks
a 4-pipeline riscv soc ( included core, periph), based with rv32im ,designed by verilog
☆23Updated 2 years ago
Alternatives and similar repositories for ritter-soc
Users that are interested in ritter-soc are comparing it to the libraries listed below
Sorting:
- ☆68Updated 9 years ago
- Cortex M0 based SoC☆74Updated 3 years ago
- A picorv32-riscv Soc with DMAC and Ethernet controller & lwip & Kirtex7@333MHz☆72Updated 4 years ago
- OpenXuantie - OpenE902 Core☆153Updated last year
- An embed RISC-V Core with RV32IMZicsr ISA named SparrowRV.☆62Updated 2 years ago
- AMBA bus generator including AXI, AHB, and APB☆106Updated 4 years ago
- AXI4 and AXI4-Lite interface definitions☆94Updated 4 years ago
- DDR2 memory controller written in Verilog☆77Updated 13 years ago
- upgrade to e203 (a risc-v core)☆44Updated 5 years ago
- AXI DMA 32 / 64 bits☆121Updated 11 years ago
- The next generation integrated development environment for processor design and verification. It has multi-hardware language support, o…☆107Updated 2 years ago
- A SDCard Controller Based AXI4 Bus with SDIO 4-wire 50MHz Mode(Max Rate 23MB/s)☆123Updated 2 years ago
- AHB3-Lite Interconnect☆90Updated last year
- AXI总线连接器☆103Updated 5 years ago
- Step by step tutorial for building CortexM0 SoC☆38Updated 3 years ago
- AMBA bus generator including AXI4, AXI3, AHB, and APB☆214Updated 2 years ago
- Generic AXI to AHB bridge☆17Updated 11 years ago
- UVM实战随书源码☆54Updated 6 years ago
- AXI协议规范中文翻译版☆160Updated 3 years ago
- ARM中通过APB总线连接的UART模块☆67Updated 5 years ago
- An FPGA-based DDR1 controller. 基于FPGA的DDR1控制器,为低端FPGA嵌入式系统提供廉价、大容量的存储。☆186Updated last year
- Basic Peripheral SoC (SPI, GPIO, Timer, UART)☆65Updated 5 years ago
- This repo includes 3 independent modules: UART receiver, UART transmitter, UART to AXI4 master. 本项目包含3个独立模块:UART接收器、UART发送器、UART转AXI4交互式调…☆241Updated last year
- OpenSource HummingBird RISC-V Software Development Kit☆161Updated last year
- commit rtl and build cosim env☆36Updated last year
- AXI Interface Nand Flash Controller (Sync mode)☆96Updated last year
- ☆36Updated 10 years ago
- SDRAM controller with AXI4 interface☆96Updated 6 years ago
- ☆72Updated 4 years ago
- HDL code for a DDR4 memory controller implementing an Open Page Policy and Out of Order execution.☆79Updated 7 years ago