tastynoob / ritter-socLinks
a 4-pipeline riscv soc ( included core, periph), based with rv32im ,designed by verilog
☆23Updated 2 years ago
Alternatives and similar repositories for ritter-soc
Users that are interested in ritter-soc are comparing it to the libraries listed below
Sorting:
- Cortex M0 based SoC☆75Updated 4 years ago
- An embed RISC-V Core with RV32IMZicsr ISA named SparrowRV.☆67Updated 2 years ago
- A picorv32-riscv Soc with DMAC and Ethernet controller & lwip & Kirtex7@333MHz☆75Updated 4 years ago
- OpenXuantie - OpenE902 Core☆159Updated last year
- ☆69Updated 9 years ago
- upgrade to e203 (a risc-v core)☆45Updated 5 years ago
- AXI DMA 32 / 64 bits☆121Updated 11 years ago
- ☆38Updated 10 years ago
- A SDCard Controller Based AXI4 Bus with SDIO 4-wire 50MHz Mode(Max Rate 23MB/s)☆124Updated 3 years ago
- AXI4 and AXI4-Lite interface definitions☆96Updated 5 years ago
- ☆74Updated 4 years ago
- DDR2 memory controller written in Verilog☆78Updated 13 years ago
- The next generation integrated development environment for processor design and verification. It has multi-hardware language support, o…☆112Updated 3 years ago
- AHB3-Lite Interconnect☆94Updated last year
- OpenSource HummingBird RISC-V Software Development Kit☆165Updated last year
- AXI总线连接器☆104Updated 5 years ago
- Basic Peripheral SoC (SPI, GPIO, Timer, UART)☆66Updated 5 years ago
- Step by step tutorial for building CortexM0 SoC☆38Updated 3 years ago
- ARM中通过APB总线连接的UART模块☆68Updated 5 years ago
- lists of most popular repositories for most favoured programming languages (according to StackOverflow)☆81Updated 5 years ago
- AXI协议规范中文翻译版☆165Updated 3 years ago
- SPI Slave for FPGA in Verilog and VHDL☆214Updated last year
- UVM实战随书源码☆55Updated 6 years ago
- AMBA bus generator including AXI, AHB, and APB☆107Updated 4 years ago
- practice configure AHB-Lite bus protocol☆14Updated 6 years ago
- SpinalHDL-tutorial based on Jupyter Notebook☆141Updated last year
- AXI master to AHB slave, support INCR/WRAP, out of standing, do not advanced feature such as support out of order, retry, split, etc☆41Updated 3 years ago
- AHB DMA 32 / 64 bits☆56Updated 11 years ago
- Generic AXI to AHB bridge☆17Updated 11 years ago
- PulseRain Reindeer - RISCV RV32I[M] Soft CPU☆127Updated 6 years ago