tastynoob / ritter-socLinks
a 4-pipeline riscv soc ( included core, periph), based with rv32im ,designed by verilog
☆23Updated 2 years ago
Alternatives and similar repositories for ritter-soc
Users that are interested in ritter-soc are comparing it to the libraries listed below
Sorting:
- An embed RISC-V Core with RV32IMZicsr ISA named SparrowRV.☆72Updated 2 years ago
- Cortex M0 based SoC☆75Updated 4 years ago
- OpenXuantie - OpenE902 Core☆165Updated last year
- A picorv32-riscv Soc with DMAC and Ethernet controller & lwip & Kirtex7@333MHz☆77Updated 4 years ago
- ☆73Updated 9 years ago
- Step by step tutorial for building CortexM0 SoC☆39Updated 3 years ago
- upgrade to e203 (a risc-v core)☆45Updated 5 years ago
- ☆75Updated 4 years ago
- AMBA bus generator including AXI, AHB, and APB☆117Updated 4 years ago
- AXI4 and AXI4-Lite interface definitions☆99Updated 5 years ago
- AXI DMA 32 / 64 bits☆122Updated 11 years ago
- ☆38Updated 10 years ago
- AMBA bus generator including AXI4, AXI3, AHB, and APB☆235Updated 2 years ago
- OpenXuantie - OpenE906 Core☆151Updated last year
- ARM中通过APB总线连接的UART模块☆70Updated 5 years ago
- AXI master to AHB slave, support INCR/WRAP, out of standing, do not advanced feature such as support out of order, retry, split, etc☆42Updated 3 years ago
- DDR2 memory controller written in Verilog☆78Updated 13 years ago
- AXI协议规范中文翻译版☆170Updated 3 years ago
- Generic AXI to AHB bridge☆17Updated 11 years ago
- The next generation integrated development environment for processor design and verification. It has multi-hardware language support, o…☆113Updated 3 years ago
- PCIE 5.0 Graduation project (Verification Team)☆96Updated last year
- This repo includes 3 independent modules: UART receiver, UART transmitter, UART to AXI4 master. 本项目包含3个独立模块：UART接收器、UART发送器、UART转AXI4交互式调…☆281Updated 2 years ago
- OpenSource HummingBird RISC-V Software Development Kit☆167Updated 2 years ago
- AXI Interface Nand Flash Controller (Sync mode)☆99Updated last year
- AXI总线连接器☆105Updated 5 years ago
- A SDCard Controller Based AXI4 Bus with SDIO 4-wire 50MHz Mode(Max Rate 23MB/s)☆126Updated 3 years ago
- commit rtl and build cosim env☆36Updated last year
- 视频旋转（2019FPGA大赛）☆37Updated 5 years ago
- AHB3-Lite Interconnect☆108Updated last year
- FFT implement by verilog_测试验证已通过☆59Updated 9 years ago