tastynoob / ritter-soc
a 4-pipeline riscv soc ( included core, periph), based with rv32im ,designed by verilog
☆22Updated last year
Alternatives and similar repositories for ritter-soc:
Users that are interested in ritter-soc are comparing it to the libraries listed below
- An embed RISC-V Core with RV32IMZicsr ISA named SparrowRV.☆57Updated 2 years ago
- Cortex M0 based SoC☆72Updated 3 years ago
- A picorv32-riscv Soc with DMAC and Ethernet controller & lwip & Kirtex7@333MHz☆68Updated 3 years ago
- A VerilogHDL MCU Core based ARMv6 Cortex-M0☆21Updated 5 years ago
- ☆63Updated 2 years ago
- OpenXuantie - OpenE902 Core☆138Updated 7 months ago
- AXI4 and AXI4-Lite interface definitions☆92Updated 4 years ago
- upgrade to e203 (a risc-v core)☆40Updated 4 years ago
- Step by step tutorial for building CortexM0 SoC☆37Updated 2 years ago
- Basic Peripheral SoC (SPI, GPIO, Timer, UART)☆62Updated 4 years ago
- A SDCard Controller Based AXI4 Bus with SDIO 4-wire 50MHz Mode(Max Rate 23MB/s)☆113Updated 2 years ago
- ☆57Updated 9 years ago
- SDRAM controller with AXI4 interface☆87Updated 5 years ago
- AXI master to AHB slave, support INCR/WRAP, out of standing, do not advanced feature such as support out of order, retry, split, etc☆36Updated 2 years ago
- AHB DMA 32 / 64 bits☆52Updated 10 years ago
- practice configure AHB-Lite bus protocol☆11Updated 5 years ago
- Generic AXI to AHB bridge☆16Updated 10 years ago
- UVM实战随书源码☆48Updated 6 years ago
- ☆35Updated 9 years ago
- ☆53Updated 2 years ago
- Interface Protocol in Verilog☆49Updated 5 years ago
- USB 2.0 Device IP Core☆59Updated 7 years ago
- 视频旋转（2019FPGA大赛）☆31Updated 4 years ago
- DDR2 memory controller written in Verilog☆73Updated 12 years ago
- zqh_riscv is an open source SOC system based on riscv core and tilelink NOC bus. coding with PHGL language(python DSL language). this pro…☆34Updated 3 years ago
- A small test SoC for various soft-CPUs (Cortex-M0, RISC-V)☆30Updated 4 years ago
- commit rtl and build cosim env☆36Updated 10 months ago
- ☆66Updated 3 years ago
- UART -> AXI Bridge☆60Updated 3 years ago
- HYF's high quality verilog codes☆11Updated last month