This is the base repo for our graduation project in AlexU 21
☆28Jul 26, 2021Updated 4 years ago
Alternatives and similar repositories for GPCore
Users that are interested in GPCore are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- This repo is created to include illustrative examples on object oriented design pattern in SV☆60Feb 25, 2023Updated 3 years ago
- A RISC-V new instruction discovery tool [Work in Progress]☆15Dec 8, 2022Updated 3 years ago
- Open Source Verification Bundle for VHDL and System Verilog☆48Jan 12, 2024Updated 2 years ago
- Verilator open-source SystemVerilog simulator and lint system☆23Updated this week
- Contains commonly used UVM components (agents, environments and tests).☆32Aug 17, 2018Updated 7 years ago
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- Linux on RISC-V on FPGA (LOROF): RV64GC Sv39 Quad-Core Superscalar Out-of-Order Virtual Memory CPU☆15Feb 23, 2026Updated last month
- Original RISC-V 1.0 implementation. Not supported.☆42Oct 4, 2018Updated 7 years ago
- ☆29Mar 1, 2025Updated last year
- RaveNoC is a configurable HDL NoC (Network-On-Chip) suitable for MPSoCs and different MP applications☆191Nov 18, 2024Updated last year
- This repo contain the PY-UVM Framework for different RISC-V Cores☆32Sep 16, 2023Updated 2 years ago
- Instruction Set Generator initially contributed by Futurewei☆307Oct 17, 2023Updated 2 years ago
- Ten Thousand Failures Blog☆12Jul 22, 2014Updated 11 years ago
- This repository is no longer maintained. New repository is here(https://github.com/rggen/rggen).☆18Aug 1, 2019Updated 6 years ago
- A 32 bit RISCV Based SOC with QSpi , Uart and 8 bit SDRAM Controller tagetted to efebless shuttle program☆21Mar 22, 2023Updated 3 years ago
- Open source password manager - Proton Pass • AdSecurely store, share, and autofill your credentials with Proton Pass, the end-to-end encrypted password manager trusted by millions.
- An Open Source Link Protocol and Controller☆28Aug 1, 2021Updated 4 years ago
- SmartNIC☆14Dec 13, 2018Updated 7 years ago
- betrusted.io main SoC design☆14Jan 30, 2020Updated 6 years ago
- pulp_soc is the core building component of PULP based SoCs☆83Mar 10, 2025Updated last year
- ☆33Nov 25, 2022Updated 3 years ago
- Useful UVM extensions☆27Jul 10, 2024Updated last year
- ☆12May 15, 2022Updated 3 years ago
- A 32-bit RISC-V soft processor☆322Jan 26, 2026Updated 2 months ago
- Open source tools for IC design☆13Dec 12, 2024Updated last year
- NordVPN Threat Protection Pro™ • AdTake your cybersecurity to the next level. Block phishing, malware, trackers, and ads. Lightweight app that works with all browsers.
- SystemVerilog examples and projects☆20Jun 10, 2025Updated 9 months ago
- FPGA250 aboard the eFabless Caravel☆33Dec 22, 2020Updated 5 years ago
- This repository documents my work on Advanced Physical Design Using OpenLANE/Sky130. The objective of this project was to implement an op…☆22Jul 7, 2021Updated 4 years ago
- Connecting SystemC with SystemVerilog☆42Mar 25, 2012Updated 14 years ago
- The OpenPiton Platform☆779Feb 25, 2026Updated last month
- ☆247Aug 12, 2022Updated 3 years ago
- RISC-V instruction set CPUs in HardCaml☆15Sep 20, 2016Updated 9 years ago
- A git subcommand to apply skeleton repository continuously☆15Mar 18, 2026Updated last week
- yet another eRuby implementation, based on Erubis☆27Sep 18, 2016Updated 9 years ago
- Bare Metal GPUs on DigitalOcean Gradient AI • AdPurpose-built for serious AI teams training foundational models, running large-scale inference, and pushing the boundaries of what's possible.
- ☆152Oct 6, 2023Updated 2 years ago
- AXI4 with a FIFO integrated with VIP☆22Feb 29, 2024Updated 2 years ago
- GDB Stub for RT-Thread(already in RT-Thread master)☆17Jan 10, 2015Updated 11 years ago
- Host software for running SSITH processors on AWS F1 FPGAs☆20Jul 20, 2021Updated 4 years ago
- Helper of yaml file generation from single master yaml file.☆10Mar 17, 2020Updated 6 years ago
- Tutorial tour of the RISC-V ISA Spec (expressed in SAIL ISA spec language)☆38Mar 30, 2021Updated 4 years ago
- ☆12Dec 22, 2020Updated 5 years ago