This is the base repo for our graduation project in AlexU 21
☆28Jul 26, 2021Updated 4 years ago
Alternatives and similar repositories for GPCore
Users that are interested in GPCore are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- This repo is created to include illustrative examples on object oriented design pattern in SV☆62Feb 25, 2023Updated 3 years ago
- A RISC-V new instruction discovery tool [Work in Progress]☆15Dec 8, 2022Updated 3 years ago
- Open Source Verification Bundle for VHDL and System Verilog☆48Jan 12, 2024Updated 2 years ago
- Verilator open-source SystemVerilog simulator and lint system☆25Updated this week
- Contains commonly used UVM components (agents, environments and tests).☆33Aug 17, 2018Updated 7 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- Linux on RISC-V on FPGA (LOROF): RV64GC Sv39 Quad-Core Superscalar Out-of-Order Virtual Memory CPU☆17Jun 7, 2026Updated last week
- ☆30Mar 1, 2025Updated last year
- RaveNoC is a configurable HDL NoC (Network-On-Chip) suitable for MPSoCs and different MP applications☆192Nov 18, 2024Updated last year
- This repo contain the PY-UVM Framework for different RISC-V Cores☆33Sep 16, 2023Updated 2 years ago
- Instruction Set Generator initially contributed by Futurewei☆308Oct 17, 2023Updated 2 years ago
- This repository is no longer maintained. New repository is here(https://github.com/rggen/rggen).☆18Aug 1, 2019Updated 6 years ago
- A 32 bit RISCV Based SOC with QSpi , Uart and 8 bit SDRAM Controller tagetted to efebless shuttle program☆22Mar 22, 2023Updated 3 years ago
- An Open Source Link Protocol and Controller☆29Aug 1, 2021Updated 4 years ago
- betrusted.io main SoC design☆14Jan 30, 2020Updated 6 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- pulp_soc is the core building component of PULP based SoCs☆84Mar 10, 2025Updated last year
- A tiny POWER Open ISA soft processor written in Chisel☆115Feb 13, 2023Updated 3 years ago
- ☆33Nov 25, 2022Updated 3 years ago
- Useful UVM extensions☆28Jul 10, 2024Updated last year
- ☆12May 15, 2022Updated 4 years ago
- A 32-bit RISC-V soft processor☆328Jan 26, 2026Updated 4 months ago
- Open source tools for IC design☆14Dec 12, 2024Updated last year
- SystemVerilog examples and projects☆21Jun 10, 2025Updated last year
- FPGA250 aboard the eFabless Caravel☆33Dec 22, 2020Updated 5 years ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- ☆31Oct 2, 2023Updated 2 years ago
- This repository documents my work on Advanced Physical Design Using OpenLANE/Sky130. The objective of this project was to implement an op…☆24Jul 7, 2021Updated 4 years ago
- Connecting SystemC with SystemVerilog☆43Mar 25, 2012Updated 14 years ago
- ☆246Aug 12, 2022Updated 3 years ago
- The OpenPiton Platform☆794Feb 25, 2026Updated 3 months ago
- RISC-V instruction set CPUs in HardCaml☆15Sep 20, 2016Updated 9 years ago
- yet another eRuby implementation, based on Erubis☆28Sep 18, 2016Updated 9 years ago
- AXI4 with a FIFO integrated with VIP☆25Feb 29, 2024Updated 2 years ago
- ☆155Oct 6, 2023Updated 2 years ago
- GPUs on demand by Runpod - Special Offer Available • AdRun AI, ML, and HPC workloads on powerful cloud GPUs—without limits or wasted spend. Deploy GPUs in under a minute and pay by the second.
- Host software for running SSITH processors on AWS F1 FPGAs☆20Jul 20, 2021Updated 4 years ago
- NVDLA modifications for GreenSocs models/simple_cpu (https://git.greensocs.com/models/simple_cpu)☆22Aug 23, 2018Updated 7 years ago
- Helper of yaml file generation from single master yaml file.☆10Mar 17, 2020Updated 6 years ago
- Tutorial tour of the RISC-V ISA Spec (expressed in SAIL ISA spec language)☆39Mar 30, 2021Updated 5 years ago
- ☆12Dec 22, 2020Updated 5 years ago
- C/Assembly macros for talking with Rocket Custom Coprocessors (RoCCs)☆53Jul 14, 2020Updated 5 years ago
- A git subcommand to apply skeleton repository continuously☆16Jun 5, 2026Updated last week