This is the base repo for our graduation project in AlexU 21
☆28Jul 26, 2021Updated 4 years ago
Alternatives and similar repositories for GPCore
Users that are interested in GPCore are comparing it to the libraries listed below
Sorting:
- A RISC-V new instruction discovery tool [Work in Progress]☆15Dec 8, 2022Updated 3 years ago
- This repo is created to include illustrative examples on object oriented design pattern in SV☆60Feb 25, 2023Updated 3 years ago
- GDB Stub for RT-Thread(already in RT-Thread master)☆17Jan 10, 2015Updated 11 years ago
- RaveNoC is a configurable HDL NoC (Network-On-Chip) suitable for MPSoCs and different MP applications☆189Nov 18, 2024Updated last year
- Open Source Verification Bundle for VHDL and System Verilog☆48Jan 12, 2024Updated 2 years ago
- SmartNIC☆14Dec 13, 2018Updated 7 years ago
- Verilator open-source SystemVerilog simulator and lint system☆22Updated this week
- Original RISC-V 1.0 implementation. Not supported.☆42Oct 4, 2018Updated 7 years ago
- Instruction Set Generator initially contributed by Futurewei☆306Oct 17, 2023Updated 2 years ago
- pulp_soc is the core building component of PULP based SoCs☆82Mar 10, 2025Updated 11 months ago
- This repository is no longer maintained. New repository is here(https://github.com/rggen/rggen).☆18Aug 1, 2019Updated 6 years ago
- Host software for running SSITH processors on AWS F1 FPGAs☆20Jul 20, 2021Updated 4 years ago
- This repo contain the PY-UVM Framework for different RISC-V Cores☆32Sep 16, 2023Updated 2 years ago
- A 32 bit RISCV Based SOC with QSpi , Uart and 8 bit SDRAM Controller tagetted to efebless shuttle program☆21Mar 22, 2023Updated 2 years ago
- Useful UVM extensions☆27Jul 10, 2024Updated last year
- Linux on RISC-V on FPGA (LOROF): RV64GC Sv39 Quad-Core Superscalar Out-of-Order Virtual Memory CPU☆15Feb 23, 2026Updated last week
- An Open Source Link Protocol and Controller☆28Aug 1, 2021Updated 4 years ago
- ☆29Mar 1, 2025Updated last year
- A tiny POWER Open ISA soft processor written in Chisel☆114Feb 13, 2023Updated 3 years ago
- An open-source custom cache generator.☆34Mar 14, 2024Updated last year
- Robotic Application Processor☆25Jan 2, 2022Updated 4 years ago
- ☆28Jan 18, 2021Updated 5 years ago
- Chisel Things for OFDM☆32Jul 1, 2020Updated 5 years ago
- LIS Network-on-Chip Implementation☆34Aug 29, 2016Updated 9 years ago
- Contains commonly used UVM components (agents, environments and tests).☆32Aug 17, 2018Updated 7 years ago
- Golang library and cmd for flattening JSON and converting JSON to CSV.☆12Feb 15, 2026Updated 2 weeks ago
- This project contains a code generator that produces static C NN inference deployment code targeting tiny micro-controllers (TinyML) as r…☆30Sep 22, 2021Updated 4 years ago
- ☆31Oct 2, 2023Updated 2 years ago
- Extendable Translating Instruction Set Simulator☆40Jan 21, 2026Updated last month
- A Full open-source/Full with Python/ interactive course for all who like to know "What is electronics?" from scratch to basic application…☆37Jan 13, 2024Updated 2 years ago
- ☆33Nov 25, 2022Updated 3 years ago
- Synopsys Verdi applet that presents a view of the source code running on a RISC-V processor with a simulation waveform.☆33Feb 6, 2020Updated 6 years ago
- FPGA250 aboard the eFabless Caravel☆33Dec 22, 2020Updated 5 years ago
- A port of FreeRTOS for the RISC-V ISA☆80Apr 22, 2019Updated 6 years ago
- ☆152Oct 6, 2023Updated 2 years ago
- Ril Daemon for cellular module☆10Aug 7, 2022Updated 3 years ago
- Hybrid Car Model MATLAB Simulink Simscape☆15Jul 27, 2023Updated 2 years ago
- EdgeCortix maintained and extended fork of Apache TVM compiler stack utilized by MERA framework. TVM is an open deep learning compiler st…☆11Dec 22, 2023Updated 2 years ago
- Kinematic and dynamic models of continuum and articulated soft robots.☆15Nov 22, 2025Updated 3 months ago