A ZipCPU SoC for the Nexys Video board supporting video functionality
☆21Nov 13, 2024Updated last year
Alternatives and similar repositories for videozip
Users that are interested in videozip are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- A cross platform, formally verified, open source, hyperRAM controller with simulator☆17Feb 22, 2019Updated 7 years ago
- FIR band-pass filter using Verilog HDL.☆14Sep 7, 2026Updated last month
- A demonstration showing how several components can be compsed to build a simulated spectrogram☆48Apr 15, 2024Updated 2 years ago
- Quite OK image compression Verilog implementation☆26Oct 8, 2026Updated 3 weeks ago
- A ZipCPU based demonstration of the MAX1000 FPGA board☆24May 11, 2021Updated 5 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- A wishbone controlled PWM (audio) controller☆19Jan 16, 2024Updated 2 years ago
- Wishbone controller for a MEMs microphone☆16Mar 18, 2020Updated 6 years ago
- A 32 bit RISCV Based SOC with QSpi , Uart and 8 bit SDRAM Controller tagetted to efebless shuttle program☆22Mar 22, 2023Updated 3 years ago
- A Video display simulator☆185May 16, 2025Updated last year
- ☆11Dec 9, 2023Updated 2 years ago
- A wishbone controlled FM transmitter hack☆25Jan 16, 2024Updated 2 years ago
- A Real Time Clock core for FPGA's☆31Jan 17, 2024Updated 2 years ago
- A static site generator for photoessays.☆10Aug 10, 2017Updated 9 years ago
- A multiply core generator☆16Jun 25, 2020Updated 6 years ago
- Open source password manager - Proton Pass • AdSecurely store, share, and autofill your credentials with Proton Pass, the end-to-end encrypted password manager trusted by millions.
- NanoRV32 -- A small RV32I[MC] core capable of running RTOS☆14Nov 18, 2022Updated 3 years ago
- ☆16Aug 21, 2019Updated 7 years ago
- I2C Master Verilog module☆38Jun 1, 2025Updated last year
- AXI DMA Check: A utility to measure DMA speeds in simulation☆16Jan 22, 2025Updated last year
- ☆10Jan 21, 2016Updated 10 years ago
- A RRAM addon for the NCSU FreePDK 45nm☆26Jan 10, 2022Updated 4 years ago
- Library for reading Xilinx .bit bitstream file headers with metadata extraction☆14Apr 7, 2026Updated 6 months ago
- A pipelined cordic algoithm for computing cos(angle) and sin(angle) in verilog☆19May 29, 2017Updated 9 years ago
- A programming language for FPGAs.☆19May 5, 2018Updated 8 years ago
- Bare Metal GPUs on DigitalOcean Gradient AI • AdPurpose-built for serious AI teams training foundational models, running large-scale inference, and pushing the boundaries of what's possible.
- Instructions to import Ubuntu guest Virtual Machine for RISC-V development for the VEGA board☆16Nov 16, 2022Updated 3 years ago
- SD-Card controller, using either SPI, SDIO, or eMMC interfaces☆423Aug 10, 2026Updated 2 months ago
- A pipelined, in-order, scalar VHDL implementation of the MRISC32 ISA☆23Sep 2, 2023Updated 3 years ago
- Multi-function, universal, fixed-point CORDIC☆16Feb 20, 2022Updated 4 years ago
- A vhdl package for reading and writing bitmap files.☆12Jan 9, 2018Updated 8 years ago
- 🚀 Real-Time High-Level Synthesis (HLS) Projects for UltraScale+ FPGAs. Accelerated design pipelines, dataflow architectures, and low-lat…☆16Aug 2, 2026Updated 2 months ago
- Testing Ibex build using Yosys and open source toolchains.☆11Oct 2, 2021Updated 5 years ago
- Open source fpga project leveraging vtr CAD flow.☆26Mar 4, 2023Updated 3 years ago
- A bare bones, basic, ZipCPU system designed for both testing and quick integration into new systems☆46Oct 27, 2022Updated 4 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- An implementation of the Hashlife algorithm in C language☆10Jun 25, 2026Updated 4 months ago
- ☆12Jan 19, 2022Updated 4 years ago
- FOS - FPGA Operating System☆74Oct 22, 2020Updated 6 years ago
- axi video dma ip in verilog☆11Aug 22, 2020Updated 6 years ago
- Verilog+VHDL Hierarchy Management tool ( IDE ) wraps around Vim, runs in Linux terminal window.☆13Jan 15, 2017Updated 9 years ago
- A Python based netlist parser, including Verilog and SPICE☆10Jul 24, 2015Updated 11 years ago
- This is the repository where I store the layout for chips that I have designed.☆20Sep 1, 2026Updated last month