A ZipCPU SoC for the Nexys Video board supporting video functionality
☆20Nov 13, 2024Updated last year
Alternatives and similar repositories for videozip
Users that are interested in videozip are comparing it to the libraries listed below
Sorting:
- TLUT tool flow for parameterised configurations for FPGAs☆16Aug 5, 2024Updated last year
- ☆16Aug 21, 2019Updated 6 years ago
- A vhdl package for reading and writing bitmap files.☆11Jan 9, 2018Updated 8 years ago
- A Versa Board implementation using the AutoFPGA/ZipCPU infrastructure☆17Nov 19, 2019Updated 6 years ago
- A Video display simulator☆175May 16, 2025Updated 9 months ago
- A wishbone controlled PWM (audio) controller☆18Jan 16, 2024Updated 2 years ago
- Xilinx Bitstream Format Library. Easily read .bit files from C programs.☆14Nov 16, 2015Updated 10 years ago
- Audio Signal Processing SoC☆20Mar 13, 2018Updated 7 years ago
- VHDL simulation model for PADAUK PDK microcontrollers☆21May 20, 2020Updated 5 years ago
- FOS - FPGA Operating System☆73Oct 22, 2020Updated 5 years ago
- CoAP service for Thread/6LoWPAN stack.☆17Nov 18, 2021Updated 4 years ago
- Cadence PCB and SCH Library and some tools☆14Jan 9, 2015Updated 11 years ago
- A pipelined cordic algoithm for computing cos(angle) and sin(angle) in verilog☆17May 29, 2017Updated 8 years ago
- Collection of test cases for Yosys☆17Jan 4, 2022Updated 4 years ago
- Yosys Plugins☆22Jul 16, 2019Updated 6 years ago
- A RRAM addon for the NCSU FreePDK 45nm☆25Jan 10, 2022Updated 4 years ago
- A 32 bit RISCV Based SOC with QSpi , Uart and 8 bit SDRAM Controller tagetted to efebless shuttle program☆21Mar 22, 2023Updated 2 years ago
- A demonstration showing how several components can be compsed to build a simulated spectrogram☆47Apr 15, 2024Updated last year
- Cross compile FPGA tools☆21Jan 4, 2021Updated 5 years ago
- ☆12May 21, 2024Updated last year
- A Real Time Clock core for FPGA's☆28Jan 17, 2024Updated 2 years ago
- few python scripts to clone all IP cores from opencores.org☆26Jan 8, 2024Updated 2 years ago
- FPGA display controller with support for VGA, DVI, and HDMI.☆247Jan 28, 2026Updated last month
- Open source fpga project leveraging vtr CAD flow.☆26Mar 4, 2023Updated 2 years ago
- ReconOS - Operating System for Reconfigurable Hardware☆29Feb 4, 2022Updated 4 years ago
- Collection of hardware description languages writings and code snippets☆28Jan 29, 2015Updated 11 years ago
- DAG-based blockchain☆10Apr 20, 2019Updated 6 years ago
- GNU Radio Enhancement Proposals☆33Jan 14, 2023Updated 3 years ago
- FPGA assembler! Create bare-metal FPGA designs without Verilog or VHDL (Not to self: use Lisp next time)☆54Jul 22, 2021Updated 4 years ago
- This repository contain source code for ngspice and ghdl integration☆34Jan 5, 2025Updated last year
- SD-Card controller, using either SPI, SDIO, or eMMC interfaces☆356Oct 18, 2025Updated 4 months ago
- This is mainly a simulation library of xilinx primitives that are verilator compatible.☆34Jul 15, 2024Updated last year
- This is a hanabi AI bot that can play on http://keldon.net/hanabi/☆11May 29, 2017Updated 8 years ago
- A 300 MHz to 3800 MHz RF module for the Novena Open Hardware Computing Platform☆53Feb 6, 2016Updated 10 years ago
- Language for simplifying parameterized RTL design☆12Nov 6, 2024Updated last year
- FIR band-pass filter using Verilog HDL.☆12Sep 6, 2020Updated 5 years ago
- ☆11Oct 10, 2018Updated 7 years ago
- ☆11Apr 3, 2017Updated 8 years ago
- SymbiFlow WIP changes for Verilog to Routing -- Open Source CAD Flow for FPGA Research☆39Aug 21, 2024Updated last year