A ZipCPU SoC for the Nexys Video board supporting video functionality
☆20Nov 13, 2024Updated last year
Alternatives and similar repositories for videozip
Users that are interested in videozip are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- A 32 bit RISCV Based SOC with QSpi , Uart and 8 bit SDRAM Controller tagetted to efebless shuttle program☆22Mar 22, 2023Updated 3 years ago
- ☆16Aug 21, 2019Updated 6 years ago
- A demonstration showing how several components can be compsed to build a simulated spectrogram☆47Apr 15, 2024Updated 2 years ago
- A multiply core generator☆16Jun 25, 2020Updated 6 years ago
- A Video display simulator☆184May 16, 2025Updated last year
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- A pipelined cordic algoithm for computing cos(angle) and sin(angle) in verilog☆19May 29, 2017Updated 9 years ago
- A static site generator for photoessays.☆10Aug 10, 2017Updated 8 years ago
- I2C Master Verilog module☆38Jun 1, 2025Updated last year
- A RRAM addon for the NCSU FreePDK 45nm☆26Jan 10, 2022Updated 4 years ago
- A ZipCPU based demonstration of the MAX1000 FPGA board☆23May 11, 2021Updated 5 years ago
- Audio Signal Processing SoC☆20Mar 13, 2018Updated 8 years ago
- Library for reading Xilinx .bit bitstream file headers with metadata extraction☆14Apr 7, 2026Updated 3 months ago
- A Versa Board implementation using the AutoFPGA/ZipCPU infrastructure☆17Nov 19, 2019Updated 6 years ago
- A vhdl package for reading and writing bitmap files.☆12Jan 9, 2018Updated 8 years ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- few python scripts to clone all IP cores from opencores.org☆29Jan 8, 2024Updated 2 years ago
- A pipelined, in-order, scalar VHDL implementation of the MRISC32 ISA☆24Sep 2, 2023Updated 2 years ago
- A wishbone controlled PWM (audio) controller☆18Jan 16, 2024Updated 2 years ago
- Testing Ibex build using Yosys and open source toolchains.☆11Oct 2, 2021Updated 4 years ago
- A Parallel Simulation Framework For Multicore Systems☆10May 20, 2017Updated 9 years ago
- SD-Card controller, using either SPI, SDIO, or eMMC interfaces☆393Updated this week
- ☆13Dec 23, 2022Updated 3 years ago
- FOS - FPGA Operating System☆74Oct 22, 2020Updated 5 years ago
- Open source fpga project leveraging vtr CAD flow.☆26Mar 4, 2023Updated 3 years ago
- GPUs on demand by Runpod - Special Offer Available • AdRun AI, ML, and HPC workloads on powerful cloud GPUs—without limits or wasted spend. Deploy GPUs in under a minute and pay by the second.
- Verilog+VHDL Hierarchy Management tool ( IDE ) wraps around Vim, runs in Linux terminal window.☆13Jan 15, 2017Updated 9 years ago
- EasierUVM from Doulos now written in Python for easier UVM with framework and template generator☆13Sep 28, 2022Updated 3 years ago
- FPGA display controller with support for VGA, DVI, and HDMI.☆262Jan 28, 2026Updated 5 months ago
- Xilinx Unisim Library in Verilog☆93Jul 22, 2020Updated 5 years ago
- Cross compile FPGA tools☆21Jan 4, 2021Updated 5 years ago
- CNN-Accelerator based on FPGA developed by verilog HDL.☆11Jan 27, 2022Updated 4 years ago
- Complete ASIC Design of UART Interface with Baud Rate Selection :- RTL to GDS2☆13Sep 3, 2019Updated 6 years ago
- ☆14Updated this week
- C++ and SFML based 2D simulation RPG game☆12Feb 2, 2021Updated 5 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- BECE_Notes 📚 A comprehensive collection of organized study materials for Bachelor in Computer Engineering at Pokhara University. Contain…☆21Jun 21, 2026Updated 3 weeks ago
- ☆12Jan 19, 2022Updated 4 years ago
- Dual-Core Out-of-Order MIPS CPU Design☆24May 8, 2025Updated last year
- A design of 15-order FIR filter using Verilog, with modulation and demodulation system using MATLAB☆11Aug 15, 2020Updated 5 years ago
- ☆15Nov 11, 2015Updated 10 years ago
- Good Technology Standard (GTS:2019-DRAFT-1)☆15Dec 28, 2018Updated 7 years ago
- An Open Source Link Protocol and Controller☆29Jul 26, 2021Updated 4 years ago