Yourigh / Rotary-encoder-VHDL-designLinks
VHDL design for rotary encoder. Can be used accessed via digital signals or AXI interface.
☆12Updated 8 years ago
Alternatives and similar repositories for Rotary-encoder-VHDL-design
Users that are interested in Rotary-encoder-VHDL-design are comparing it to the libraries listed below
Sorting:
- Absolute encoder VHDL core☆20Updated 8 years ago
- ULPI Link Wrapper (USB Phy Interface)☆34Updated 5 years ago
- Fault Injection Automatic Test Equipment☆16Updated 4 years ago
- HDL code for a DDS (direct digital synthesizer) with AXI stream interface☆24Updated 2 years ago
- 4-Layer XC7Z010 DDR3 Layout☆18Updated 4 years ago
- Altium PCB project for the Titan PCI Express development card. This card uses the Lattice ECP5 FPGA.☆20Updated 10 years ago
- CologneChip GateMate FPGA Module: GMM-7550☆27Updated 2 months ago
- VHDL Library for implementing common DSP functionality.☆30Updated 7 years ago
- Experimental FPGA project for streaming two MIPI CSI camera streams to an HDMI monitor using a ULX3S FPGA board☆32Updated 2 years ago
- A basic HyperRAM controller for Lattice iCE40 Ultraplus FPGAs☆63Updated 6 years ago
- ☆37Updated last year
- Delta Sigma DAC FPGA☆46Updated 10 months ago
- A 5$ Xilinx ZYNQ development board.☆27Updated 2 years ago
- Xilinx Zynq SoC based all-in-one quadrocopter flight controller. Stereo 720p side-by-side digital video transmission.☆17Updated 4 years ago
- Collection of projects for various FPGA development boards☆47Updated last year
- Portable HyperRAM controller☆62Updated last year
- Basic USB 1.1 Host Controller for small FPGAs☆97Updated 5 years ago
- SPI ELF bootloader for Xilinx Microblaze processors☆26Updated 8 years ago
- Adapter to use Colorlight i5/i9 FPGA boards in a QMTech board form factor☆19Updated 3 years ago
- IceCore Ice40 HX based modular core☆47Updated 4 years ago
- ADC configurator to 7-series Xilinx FPGA (has parameters: NCHAN, SERDES MODE, SDR/DDR, DATA WIDTH, DEPTH and so on)☆13Updated 7 years ago
- Imaging application using MIPI and DisplayPort to process image☆25Updated 5 years ago
- Portable Verilog RTL interface to S27KL0641DABHI020 64Mbit HyperRAM IC☆93Updated 7 years ago
- Demo projects for various Kintex FPGA boards☆65Updated 7 months ago
- ☆20Updated 5 months ago
- Xilinx Artix-7 FPGA Development Board☆38Updated 5 years ago
- High level Data Link Layer Control (HDLC) Protocol (16 bit) implementation using VHDL hardware description language.☆29Updated 9 years ago
- Audio controller (I2S, SPDIF, DAC)☆91Updated 6 years ago
- DDR3 Controller v1.65, 16 read/write ports, configurable widths, priority, auto-burst size & cache on each port. VGA/HDMI multiwindow vi…☆85Updated last year
- ☆16Updated 3 years ago