Yourigh / Rotary-encoder-VHDL-designLinks
VHDL design for rotary encoder. Can be used accessed via digital signals or AXI interface.
☆12Updated 8 years ago
Alternatives and similar repositories for Rotary-encoder-VHDL-design
Users that are interested in Rotary-encoder-VHDL-design are comparing it to the libraries listed below
Sorting:
- Absolute encoder VHDL core☆20Updated 8 years ago
- 4-Layer XC7Z010 DDR3 Layout☆18Updated 4 years ago
- ULPI Link Wrapper (USB Phy Interface)☆33Updated 5 years ago
- Imaging application using MIPI and DisplayPort to process image☆25Updated 5 years ago
- HDL code for a DDS (direct digital synthesizer) with AXI stream interface☆22Updated 2 years ago
- VHDL Library for implementing common DSP functionality.☆30Updated 7 years ago
- Sigma-Delta Analog to Digital Converter in FPGA (VHDL)☆15Updated 7 years ago
- Fault Injection Automatic Test Equipment☆15Updated 4 years ago
- This repo is for Efinix Xyloni development board users. It has projects and software to get you started working with the board.☆45Updated 2 years ago
- ☆16Updated 3 years ago
- Sata 2 Host Controller for FPGA implementation☆18Updated 8 years ago
- Altium PCB project for the Titan PCI Express development card. This card uses the Lattice ECP5 FPGA.☆20Updated 10 years ago
- Experimental FPGA project for streaming two MIPI CSI camera streams to an HDMI monitor using a ULX3S FPGA board☆32Updated 2 years ago
- Xilinx Zynq SoC based all-in-one quadrocopter flight controller. Stereo 720p side-by-side digital video transmission.☆17Updated 4 years ago
- CologneChip GateMate FPGA Module: GMM-7550☆26Updated last month
- 基于Kintex-7 XC7K325T的高性能FPGA功能验证板☆18Updated 5 years ago
- ADC configurator to 7-series Xilinx FPGA (has parameters: NCHAN, SERDES MODE, SDR/DDR, DATA WIDTH, DEPTH and so on)☆13Updated 7 years ago
- Delta Sigma DAC FPGA☆45Updated 9 months ago
- Ethernet MAC 10/100 Mbps☆28Updated 4 years ago
- A general slow DDR3 interface. Very little resource consumption. Suits for all FPGAs with 1.5V IO voltage.☆38Updated last year
- SpinalHDL USB system for the ULPI based Arrow DECA board☆20Updated 3 years ago
- Conecting the Litefury FPGA accelerator to Raspberry Pi 5 over PCIe gen2 x1☆37Updated last year
- High level Data Link Layer Control (HDLC) Protocol (16 bit) implementation using VHDL hardware description language.☆29Updated 9 years ago
- ☆20Updated 3 years ago
- Repository containing the DSP gateware cores☆14Updated 2 weeks ago
- Time to Digital Converter (TDC)☆35Updated 4 years ago
- Collection of projects for various FPGA development boards☆47Updated last year
- UART to AXI Stream interface written in VHDL☆17Updated 3 years ago
- A basic HyperRAM controller for Lattice iCE40 Ultraplus FPGAs☆63Updated 6 years ago
- Verilog Modules for DSP functions and other common tasks to make FPGA development easier and more fun.☆20Updated 10 years ago