A Python to VHDL compiler
☆17Apr 28, 2025Updated last year
Alternatives and similar repositories for cohdl
Users that are interested in cohdl are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Rust Test Bench - write HDL tests in Rust.☆27Nov 28, 2022Updated 3 years ago
- Python/Simulator integration using procedure calls☆10Mar 12, 2020Updated 6 years ago
- Provides automation scripts for building BFMs☆16Apr 19, 2025Updated last year
- UART cocotb module☆11Jun 30, 2021Updated 4 years ago
- SpiceBind – spice inside HDL simulator☆58Jun 30, 2025Updated 10 months ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- 10 Gigabit Ethernet MAC Core UVM Verification☆19Oct 5, 2023Updated 2 years ago
- ☆27Updated this week
- 'dif' is a Linux preprocessing front end to gvimdiff/meld/kompare☆27Nov 4, 2022Updated 3 years ago
- Generate bitstream from FPGA assembly.☆28Feb 23, 2026Updated 2 months ago
- Apheleia Verification Library. A Python based HDL verification library sitting on top of cocotb☆54Apr 2, 2026Updated last month
- Use an MPSSE FTDI device as a JTAG interface in Quartus tools☆29Feb 22, 2024Updated 2 years ago
- cocotb extension for nMigen☆17Feb 26, 2022Updated 4 years ago
- Gate-level visualization generator for SKY130-based chip designs.☆20Jul 22, 2021Updated 4 years ago
- Top level CedarEDA integration package☆28Oct 22, 2024Updated last year
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- VS Code based debugger for hardware designs in Amaranth or Verilog☆39Dec 3, 2024Updated last year
- HW-SW Co-Simulation Library for AMBA AXI BFM using DPI/VPI☆36Dec 24, 2024Updated last year
- WaveDrom compatible python command line☆115Jun 2, 2023Updated 2 years ago
- UART models for cocotb☆34Sep 7, 2025Updated 8 months ago
- Limited python / cocotb interface to Xilinx/AMD Vivado simulator.☆75Feb 18, 2026Updated 2 months ago
- HTML & Js based VCD viewer☆79Feb 16, 2026Updated 2 months ago
- Python API to Unified Coverage Interoperability Standard (UCIS) Data☆32Mar 7, 2026Updated 2 months ago
- ☆13Jun 12, 2024Updated last year
- ☆18May 5, 2022Updated 4 years ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- A header only C++11 library for functional coverage☆35Oct 5, 2022Updated 3 years ago
- A data acquisition framework in Python and Verilog.☆46Updated this week
- Altera USB-Blaster-compatible programmer on Raspberry Pi Pico☆28Nov 3, 2024Updated last year
- A simple function to add wavedrom diagrams into an ipython notebook.☆24Jan 14, 2022Updated 4 years ago
- Block diagrams in ASCII☆18Oct 17, 2025Updated 6 months ago
- Tests to evaluate the support of VHDL 2008 and VHDL 2019 features☆32Jan 30, 2025Updated last year
- ☆19Apr 9, 2026Updated 3 weeks ago
- ☆15Oct 2, 2023Updated 2 years ago
- ☆20Apr 8, 2026Updated last month
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- Modular, flexible, cross-platform workload profiling and characterization☆13Mar 1, 2021Updated 5 years ago
- Hardware Design/Visualization/Simulation/RTLGeneration Framework☆17Apr 27, 2026Updated last week
- VHDL Code for infrastructural blocks (designed for FPGA)☆15Oct 26, 2022Updated 3 years ago
- RISCV Core written in Calyx☆17Aug 16, 2024Updated last year
- UVM Python Verification Agents Library☆15Mar 18, 2021Updated 5 years ago
- Examples of using PSL for functional and formal verification of VHDL with GHDL (and SymbiYosys)☆69Feb 16, 2026Updated 2 months ago
- CES VHDL utility library, with packages, memories, FIFOs, Clock Domain Crossing and more useful VHDL modules☆11Jan 17, 2022Updated 4 years ago