alexander-forster / cohdlView external linksLinks
A Python to VHDL compiler
☆17Apr 28, 2025Updated 9 months ago
Alternatives and similar repositories for cohdl
Users that are interested in cohdl are comparing it to the libraries listed below
Sorting:
- Rust Test Bench - write HDL tests in Rust.☆24Nov 28, 2022Updated 3 years ago
- UART cocotb module☆11Jun 30, 2021Updated 4 years ago
- Provides automation scripts for building BFMs☆16Apr 19, 2025Updated 9 months ago
- Limited python / cocotb interface to Xilinx/AMD Vivado simulator.☆74Sep 28, 2025Updated 4 months ago
- 10 Gigabit Ethernet MAC Core UVM Verification☆17Oct 5, 2023Updated 2 years ago
- Apheleia Verification Library. A Python based HDL verification library sitting on top of cocotb☆45Feb 3, 2026Updated last week
- ☆26Updated this week
- cocotb extension for nMigen☆17Feb 26, 2022Updated 3 years ago
- An abstract language model of VHDL written in Python.☆61Jan 28, 2026Updated 2 weeks ago
- Generate bitstream from FPGA assembly.☆25Nov 20, 2025Updated 2 months ago
- Gate-level visualization generator for SKY130-based chip designs.☆20Jul 22, 2021Updated 4 years ago
- A simple function to add wavedrom diagrams into an ipython notebook.☆24Jan 14, 2022Updated 4 years ago
- Code to read various RTL simulator wave formats (fsdb, shm, vcd, wlf) into python and apply it as stimuli via cocotb/plain vpi.☆63Aug 18, 2021Updated 4 years ago
- HTML & Js based VCD viewer☆67Updated this week
- Top level CedarEDA integration package☆28Oct 22, 2024Updated last year
- UART models for cocotb☆33Sep 7, 2025Updated 5 months ago
- VS Code based debugger for hardware designs in Amaranth or Verilog☆39Dec 3, 2024Updated last year
- Web-based HDL diagramming tool☆82May 1, 2023Updated 2 years ago
- High performance memory efficient serialization library with direct wire access☆30Jan 3, 2023Updated 3 years ago
- HW-SW Co-Simulation Library for AMBA AXI BFM using DPI/VPI☆36Dec 24, 2024Updated last year
- A template to create your own literature survey engine☆11Feb 9, 2026Updated last week
- ☆13Jan 28, 2026Updated 2 weeks ago
- A header only C++11 library for functional coverage☆36Oct 5, 2022Updated 3 years ago
- Use XML files to describe register maps; auto-generate C, VHDL, Python, and HTML.☆13Sep 22, 2025Updated 4 months ago
- Python interface for cross-calling with HDL☆47Jan 23, 2026Updated 3 weeks ago
- A plugin to allow Jenkins Steps with Cadence vManager API☆10Jan 15, 2026Updated last month
- CES VHDL utility library, with packages, memories, FIFOs, Clock Domain Crossing and more useful VHDL modules☆11Jan 17, 2022Updated 4 years ago
- PCI Express ® Base Specification Revision 3.0☆13May 23, 2018Updated 7 years ago
- KiCad-focused Power Delivery Network Simulator (2.5D FEM Laplace's Equation Solver)☆17Jan 31, 2026Updated 2 weeks ago
- A tool for modeling FSMs by VHDL or Verilog☆11Feb 9, 2026Updated last week
- The receiver side dsp library in Matlab☆10Jun 1, 2018Updated 7 years ago
- A collection of (Lua) scripts for Reaper that automate tasks related to sample instrument creation.☆14Nov 22, 2024Updated last year
- The reference implementation of the ℒ (ell) language☆10May 18, 2025Updated 8 months ago
- Define models and fields using YAML and generate app for Django with views, forms, templates etc.☆13Jan 6, 2018Updated 8 years ago
- ☆19Updated this week
- my rc files☆12Mar 16, 2016Updated 9 years ago
- Python wrapper for verilator model☆93Feb 10, 2024Updated 2 years ago
- Code snippets from articles published on www.amiq.com/consulting/blog☆37Jun 14, 2024Updated last year
- A data acquisition framework in Python and Verilog.☆43Jan 30, 2026Updated 2 weeks ago