A Python to VHDL compiler
☆18Apr 28, 2025Updated last year
Alternatives and similar repositories for cohdl
Users that are interested in cohdl are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Rust Test Bench - write HDL tests in Rust.☆27Nov 28, 2022Updated 3 years ago
- ☆10May 27, 2026Updated 4 months ago
- Python/Simulator integration using procedure calls☆10Mar 12, 2020Updated 6 years ago
- Provides automation scripts for building BFMs☆16Apr 19, 2025Updated last year
- UART cocotb module☆11Jun 30, 2021Updated 5 years ago
- Deploy open-source AI quickly and easily - Special Bonus Offer • AdRunpod Hub is built for open source. One-click deployment and autoscaling endpoints without provisioning your own infrastructure.
- 10 Gigabit Ethernet MAC Core UVM Verification☆19Oct 5, 2023Updated 3 years ago
- 'dif' is a Linux preprocessing front end to gvimdiff/meld/kompare☆27Nov 4, 2022Updated 3 years ago
- ☆28Sep 28, 2026Updated 2 weeks ago
- Use an MPSSE FTDI device as a JTAG interface in Quartus tools☆33Feb 22, 2024Updated 2 years ago
- cocotb extension for nMigen☆17Feb 26, 2022Updated 4 years ago
- An abstract language model of VHDL written in Python.☆66Updated this week
- Gate-level visualization generator for SKY130-based chip designs.☆20Jul 22, 2021Updated 5 years ago
- Generate bitstream from FPGA assembly.☆30Oct 8, 2026Updated last week
- Top level CedarEDA integration package☆28Oct 22, 2024Updated last year
- Serverless GPU API endpoints on Runpod - Get Bonus Credits • AdSkip the infrastructure headaches. Auto-scaling, pay-as-you-go, no-ops approach lets you focus on innovating your application.
- HW-SW Co-Simulation Library for AMBA AXI BFM using DPI/VPI☆38Dec 24, 2024Updated last year
- VS Code based debugger for hardware designs in Amaranth or Verilog☆39Dec 3, 2024Updated last year
- HDL-first mixed-signal co-simulation: embed ngspice circuits in Verilog through VPI☆75Sep 22, 2026Updated 3 weeks ago
- WaveDrom compatible python command line☆117Jun 2, 2023Updated 3 years ago
- UART models for cocotb☆38Aug 24, 2026Updated last month
- Limited python / cocotb interface to Xilinx/AMD Vivado simulator.☆86Sep 30, 2026Updated 2 weeks ago
- Python API to Unified Coverage Interoperability Standard (UCIS) Data☆40Aug 31, 2026Updated last month
- ☆24Feb 3, 2026Updated 8 months ago
- 🌿 A data acquisition framework in Python and Verilog☆48Oct 8, 2026Updated last week
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- ☆17Jun 12, 2024Updated 2 years ago
- VerilogAI – A specialized chatbot for Verilog. Supports code generation, debugging, and explanation with custom prompt engineering and AP…☆19Apr 26, 2026Updated 5 months ago
- A header only C++11 library for functional coverage☆35Oct 7, 2026Updated last week
- ☆19Jun 22, 2026Updated 3 months ago
- A library for programming iCE40 FPGA from Lattice Semi☆13Jun 2, 2026Updated 4 months ago
- Block diagrams in ASCII☆18Oct 17, 2025Updated last year
- RISC-V System on Chip Builder☆12Sep 27, 2020Updated 6 years ago
- Small footprint and configurable NVMe core.☆19Jul 14, 2026Updated 3 months ago
- Tests to evaluate the support of VHDL 2008 and VHDL 2019 features☆32Jan 30, 2025Updated last year
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- A simple function to add wavedrom diagrams into an ipython notebook.☆24Jan 14, 2022Updated 4 years ago
- Making cocotb testbenches that bit easier☆42Feb 28, 2026Updated 7 months ago
- Instrumentation amplifier (analog IP example)☆14Aug 23, 2024Updated 2 years ago
- ☆15Oct 2, 2023Updated 3 years ago
- Modular, flexible, cross-platform workload profiling and characterization☆13Mar 1, 2021Updated 5 years ago
- Hardware Design/Visualization/Simulation/RTLGeneration Framework☆18Oct 8, 2026Updated last week
- VHDL Code for infrastructural blocks (designed for FPGA)☆15Oct 26, 2022Updated 3 years ago