A Python to VHDL compiler
☆18Apr 28, 2025Updated last year
Alternatives and similar repositories for cohdl
Users that are interested in cohdl are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Rust Test Bench - write HDL tests in Rust.☆27Nov 28, 2022Updated 3 years ago
- ☆10May 27, 2026Updated 5 months ago
- USB2 core for LiteX☆12Sep 30, 2026Updated last month
- Python/Simulator integration using procedure calls☆10Mar 12, 2020Updated 6 years ago
- Provides automation scripts for building BFMs☆16Apr 19, 2025Updated last year
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- Use an MPSSE FTDI device as a JTAG interface in Quartus tools☆33Feb 22, 2024Updated 2 years ago
- UART cocotb module☆11Jun 30, 2021Updated 5 years ago
- 10 Gigabit Ethernet MAC Core UVM Verification☆19Oct 5, 2023Updated 3 years ago
- Generate conversions to/from VHDL types and std_logic_vector. Generate python-based tests.☆12Jul 7, 2026Updated 3 months ago
- An abstract language model of VHDL written in Python.☆66Updated this week
- Staging area for new features of cocotb☆15Updated this week
- Tests to evaluate the support of VHDL 2008 and VHDL 2019 features☆32Jan 30, 2025Updated last year
- Simulation of Interconnected Logical Inputs, Circuits, and Output Nodes☆19Updated this week
- cocotb extension for nMigen☆17Feb 26, 2022Updated 4 years ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- 'dif' is a Linux preprocessing front end to gvimdiff/meld/kompare☆27Nov 4, 2022Updated 4 years ago
- Examples of using PSL for functional and formal verification of VHDL with GHDL (and SymbiYosys)☆70Feb 16, 2026Updated 8 months ago
- ☆29Updated this week
- Limited python / cocotb interface to Xilinx/AMD Vivado simulator.☆90Sep 30, 2026Updated last month
- ☆30Oct 16, 2022Updated 4 years ago
- Gate-level visualization generator for SKY130-based chip designs.☆20Jul 22, 2021Updated 5 years ago
- Generate bitstream from FPGA assembly.☆30Updated this week
- meta-layer for EBAZ4205☆17Jun 7, 2021Updated 5 years ago
- Top level CedarEDA integration package☆29Oct 22, 2024Updated 2 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- HDL-first mixed-signal co-simulation: embed ngspice circuits in Verilog through VPI☆77Sep 22, 2026Updated last month
- VS Code based debugger for hardware designs in Amaranth or Verilog☆39Dec 3, 2024Updated last year
- HW-SW Co-Simulation Library for AMBA AXI BFM using DPI/VPI☆38Dec 24, 2024Updated last year
- Buildroot config for EBAZ4205☆19Feb 18, 2021Updated 5 years ago
- WaveDrom compatible python command line☆118Jun 2, 2023Updated 3 years ago
- Open source RTL simulation acceleration on commodity hardware☆37Apr 13, 2023Updated 3 years ago
- D3.js and ELK based schematic visualizer☆124May 13, 2026Updated 5 months ago
- ☆24Feb 3, 2026Updated 9 months ago
- VerilogAI – A specialized chatbot for Verilog. Supports code generation, debugging, and explanation with custom prompt engineering and AP…☆19Apr 26, 2026Updated 6 months ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- Python/C/RTL cosimulation with Xilinx's xsim simulator☆80Jul 14, 2026Updated 3 months ago
- 🌿 A data acquisition framework in Python and Verilog☆48Oct 28, 2026Updated last week
- A header only C++11 library for functional coverage☆35Oct 7, 2026Updated 3 weeks ago
- Making cocotb testbenches that bit easier☆43Feb 28, 2026Updated 8 months ago
- ☆13Mar 30, 2020Updated 6 years ago
- Hardware Design/Visualization/Simulation/RTLGeneration Framework☆18Updated this week
- Modular, flexible, cross-platform workload profiling and characterization☆13Mar 1, 2021Updated 5 years ago