A Python to VHDL compiler
☆17Apr 28, 2025Updated last year
Alternatives and similar repositories for cohdl
Users that are interested in cohdl are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Rust Test Bench - write HDL tests in Rust.☆27Nov 28, 2022Updated 3 years ago
- ☆10May 27, 2026Updated 4 months ago
- Python/Simulator integration using procedure calls☆10Mar 12, 2020Updated 6 years ago
- Provides automation scripts for building BFMs☆16Apr 19, 2025Updated last year
- UART cocotb module☆11Jun 30, 2021Updated 5 years ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- 10 Gigabit Ethernet MAC Core UVM Verification☆19Oct 5, 2023Updated 2 years ago
- ☆28Sep 17, 2026Updated last week
- 'dif' is a Linux preprocessing front end to gvimdiff/meld/kompare☆27Nov 4, 2022Updated 3 years ago
- Use an MPSSE FTDI device as a JTAG interface in Quartus tools☆32Feb 22, 2024Updated 2 years ago
- cocotb extension for nMigen☆17Feb 26, 2022Updated 4 years ago
- An abstract language model of VHDL written in Python.☆66Sep 2, 2026Updated 3 weeks ago
- Gate-level visualization generator for SKY130-based chip designs.☆20Jul 22, 2021Updated 5 years ago
- Generate bitstream from FPGA assembly.☆29Sep 19, 2026Updated last week
- Top level CedarEDA integration package☆27Oct 22, 2024Updated last year
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- VS Code based debugger for hardware designs in Amaranth or Verilog☆39Dec 3, 2024Updated last year
- HDL-first mixed-signal co-simulation: embed ngspice circuits in Verilog through VPI☆72Updated this week
- HW-SW Co-Simulation Library for AMBA AXI BFM using DPI/VPI☆38Dec 24, 2024Updated last year
- WaveDrom compatible python command line☆117Jun 2, 2023Updated 3 years ago
- UART models for cocotb☆36Aug 24, 2026Updated last month
- Limited python / cocotb interface to Xilinx/AMD Vivado simulator.☆76Updated this week
- ☆23Feb 3, 2026Updated 7 months ago
- 🌿 A data acquisition framework in Python and Verilog☆48Updated this week
- Python API to Unified Coverage Interoperability Standard (UCIS) Data☆40Aug 31, 2026Updated 3 weeks ago
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- VerilogAI – A specialized chatbot for Verilog. Supports code generation, debugging, and explanation with custom prompt engineering and AP…☆19Apr 26, 2026Updated 5 months ago
- A header only C++11 library for functional coverage☆35Oct 5, 2022Updated 3 years ago
- ☆19Jun 22, 2026Updated 3 months ago
- A library for programming iCE40 FPGA from Lattice Semi☆13Jun 2, 2026Updated 3 months ago
- RISC-V System on Chip Builder☆12Sep 27, 2020Updated 6 years ago
- Tests to evaluate the support of VHDL 2008 and VHDL 2019 features☆32Jan 30, 2025Updated last year
- Small footprint and configurable NVMe core.☆17Jul 14, 2026Updated 2 months ago
- A simple function to add wavedrom diagrams into an ipython notebook.☆24Jan 14, 2022Updated 4 years ago
- Making cocotb testbenches that bit easier☆42Feb 28, 2026Updated 6 months ago
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- ☆15Oct 2, 2023Updated 2 years ago
- Hardware Design/Visualization/Simulation/RTLGeneration Framework☆18Updated this week
- Modular, flexible, cross-platform workload profiling and characterization☆13Mar 1, 2021Updated 5 years ago
- Reticle evaluation (PLDI 2021)☆12Apr 12, 2021Updated 5 years ago
- VHDL Code for infrastructural blocks (designed for FPGA)☆15Oct 26, 2022Updated 3 years ago
- RISCV Core written in Calyx☆17Aug 16, 2024Updated 2 years ago
- CES VHDL utility library, with packages, memories, FIFOs, Clock Domain Crossing and more useful VHDL modules☆11Jan 17, 2022Updated 4 years ago