cornell-zhang / facedetect-fpgaLinks
☆44Updated 5 years ago
Alternatives and similar repositories for facedetect-fpga
Users that are interested in facedetect-fpga are comparing it to the libraries listed below
Sorting:
- ☆84Updated 5 years ago
- This repo is for ECE44x (Fall2015-Spring2016)☆20Updated 7 years ago
- Xilinx Deep Learning IP☆94Updated 4 years ago
- Caffe to VHDL☆67Updated 5 years ago
- SDSoC™ (Software-Defined System-On-Chip) Environment Tutorials☆154Updated 5 years ago
- Linear model training using stochastic gradient descent (SGD) on PYNQ with full to low precision.☆55Updated 7 years ago
- FireSim-NVDLA: NVIDIA Deep Learning Accelerator (NVDLA) Integrated with RISC-V Rocket Chip SoC Running on the Amazon FPGA Cloud☆163Updated 3 years ago
- Design contest for DAC 2018☆17Updated 7 years ago
- ☆119Updated 7 years ago
- Hand-written HDL code and C-based HLS designs for K-means clustering implementations on FPGAs☆48Updated 8 years ago
- ☆90Updated 5 years ago
- Tutorials on HLS Design☆52Updated 5 years ago
- ☆88Updated 2 years ago
- HLS branch of Halide☆78Updated 7 years ago
- ☆60Updated 5 years ago
- Light-weighted neural network inference for object detection on small-scale FPGA board☆93Updated 6 years ago
- Template for projects using the Hwacha data-parallel accelerator☆34Updated 4 years ago
- Verilog Convolutional Neural Network on PYNQ☆28Updated 7 years ago
- A Tutorial on Putting High-Level Synthesis cores in PYNQ☆107Updated 7 years ago
- Embedded hardware accelerator of multilayer perceptrons for lightweight machine learning☆17Updated 8 years ago
- Rosetta: A Realistic High-level Synthesis Benchmark Suite for Software Programmable FPGAs☆167Updated last year
- verilog CNN generator for FPGA☆34Updated 4 years ago
- A discussion group on Open Source Deep Learning Accelerator, with technical reports and potential hardware/software issues.☆145Updated 7 years ago
- ☆28Updated 7 years ago
- ☆39Updated 8 years ago
- Adding PR to the PYNQ Overlay☆18Updated 8 years ago
- ☆109Updated 6 years ago
- RISC-V ISA based 32-bit processor written in HLS☆16Updated 5 years ago
- BISMO: A Scalable Bit-Serial Matrix Multiplication Overlay for Reconfigurable Computing☆141Updated 5 years ago
- Binarized Convolutional Neural Networks on Software-Programmable FPGAs☆309Updated 4 years ago