cornell-zhang / facedetect-fpgaLinks
☆44Updated 5 years ago
Alternatives and similar repositories for facedetect-fpga
Users that are interested in facedetect-fpga are comparing it to the libraries listed below
Sorting:
- ☆84Updated 4 years ago
- This repo is for ECE44x (Fall2015-Spring2016)☆20Updated 7 years ago
- Verilog Convolutional Neural Network on PYNQ☆28Updated 7 years ago
- Xilinx Deep Learning IP☆92Updated 4 years ago
- Caffe to VHDL☆67Updated 5 years ago
- Design contest for DAC 2018☆17Updated 7 years ago
- MAERI: A DNN accelerator with reconfigurable interconnects to support flexible dataflow (http://synergy.ece.gatech.edu/tools/maeri/)☆65Updated 3 years ago
- Linear model training using stochastic gradient descent (SGD) on PYNQ with full to low precision.☆54Updated 7 years ago
- ☆58Updated 5 years ago
- Light-weighted neural network inference for object detection on small-scale FPGA board☆90Updated 6 years ago
- CNN accelerator☆27Updated 8 years ago
- MAERI public release☆31Updated 3 years ago
- Systolic-array based Deep Learning Accelerator generator☆25Updated 4 years ago
- verilog CNN generator for FPGA☆34Updated 4 years ago
- ☆19Updated 7 years ago
- Quantized ResNet50 Dataflow Acceleration on Alveo, with PYNQ☆57Updated 3 years ago
- An Synthesizable Deep Learning Library based on Xilinx High Level Synthesis(HLS) tool☆15Updated 8 years ago
- ☆29Updated 7 years ago
- Rosetta: A Realistic High-level Synthesis Benchmark Suite for Software Programmable FPGAs☆165Updated last year
- HLS implemented systolic array structure☆41Updated 7 years ago
- Contains FPGA benchmarks for Vivado HLS and Catapult HLS☆26Updated 5 years ago
- Designs for finalist teams of the DAC System Design Contest☆37Updated 4 years ago
- PyTorch implementation of DiracDeltaNet from paper Synetgy: Algorithm-hardware Co-design for ConvNet Accelerators on Embedded FPGAs☆31Updated 6 years ago
- FlexASR: A Reconfigurable Hardware Accelerator for Attention-based Seq-to-Seq Networks☆46Updated 3 months ago
- ☆66Updated 3 years ago
- This project is trying to create a base vitis platform to run with DPU☆47Updated 4 years ago
- ☆39Updated 8 years ago
- Provides the hardware code for the paper "EBPC: Extended Bit-Plane Compression for Deep Neural Network Inference and Training Accelerator…☆24Updated 4 years ago
- A Tutorial on Putting High-Level Synthesis cores in PYNQ☆105Updated 7 years ago
- ☆89Updated 5 years ago