cornell-zhang / facedetect-fpga
☆45Updated 5 years ago
Alternatives and similar repositories for facedetect-fpga:
Users that are interested in facedetect-fpga are comparing it to the libraries listed below
- This repo is for ECE44x (Fall2015-Spring2016)☆19Updated 7 years ago
- ☆83Updated 4 years ago
- Caffe to VHDL☆67Updated 4 years ago
- ☆39Updated 7 years ago
- verilog CNN generator for FPGA☆34Updated 4 years ago
- MAERI: A DNN accelerator with reconfigurable interconnects to support flexible dataflow (http://synergy.ece.gatech.edu/tools/maeri/)☆64Updated 3 years ago
- ☆19Updated 7 years ago
- MAERI public release☆31Updated 3 years ago
- Light-weighted neural network inference for object detection on small-scale FPGA board☆91Updated 5 years ago
- Contains FPGA benchmarks for Vivado HLS and Catapult HLS☆26Updated 4 years ago
- Design contest for DAC 2018☆17Updated 6 years ago
- HLS branch of Halide☆77Updated 6 years ago
- ☆57Updated 4 years ago
- ☆29Updated 7 years ago
- Verilog Convolutional Neural Network on PYNQ☆28Updated 6 years ago
- The 1st place winner's source codes for DAC 2018 System Design Contest, FPGA Track☆89Updated 6 years ago
- Linear model training using stochastic gradient descent (SGD) on PYNQ with full to low precision.☆53Updated 7 years ago
- PyTorch implementation of DiracDeltaNet from paper Synetgy: Algorithm-hardware Co-design for ConvNet Accelerators on Embedded FPGAs☆31Updated 5 years ago
- Matrix Operation Library for FPGA https://xilinx.github.io/gemx/☆63Updated 5 years ago
- OpenCL Labs for PAPAA Summer School 2016 Edition☆46Updated 7 years ago
- Adding PR to the PYNQ Overlay☆17Updated 7 years ago
- Premade bitstreams and block designs to complemented the PYNQ overlay tutorial☆40Updated 3 years ago
- Systolic-array based Deep Learning Accelerator generator☆25Updated 4 years ago
- Designs for finalist teams of the DAC System Design Contest☆36Updated 4 years ago
- Xilinx Deep Learning IP☆92Updated 3 years ago
- Hand-written HDL code and C-based HLS designs for K-means clustering implementations on FPGAs☆48Updated 7 years ago
- A VGG accelerator by System Verilog on DE1-SoC FPGA. Row Stationary (RS) dataflow is adopted, and computations are based on fixed point 1…☆30Updated 5 years ago
- Provides the hardware code for the paper "EBPC: Extended Bit-Plane Compression for Deep Neural Network Inference and Training Accelerator…☆24Updated 4 years ago
- ☆14Updated 9 years ago
- Rosetta: A Realistic High-level Synthesis Benchmark Suite for Software Programmable FPGAs☆165Updated last year