cornell-zhang / facedetect-fpgaLinks
☆44Updated 5 years ago
Alternatives and similar repositories for facedetect-fpga
Users that are interested in facedetect-fpga are comparing it to the libraries listed below
Sorting:
- ☆84Updated 4 years ago
- This repo is for ECE44x (Fall2015-Spring2016)☆20Updated 7 years ago
- Xilinx Deep Learning IP☆92Updated 4 years ago
- Caffe to VHDL☆67Updated 5 years ago
- FireSim-NVDLA: NVIDIA Deep Learning Accelerator (NVDLA) Integrated with RISC-V Rocket Chip SoC Running on the Amazon FPGA Cloud☆162Updated 3 years ago
- verilog CNN generator for FPGA☆34Updated 4 years ago
- Light-weighted neural network inference for object detection on small-scale FPGA board☆91Updated 6 years ago
- Verilog Convolutional Neural Network on PYNQ☆28Updated 7 years ago
- SDSoC™ (Software-Defined System-On-Chip) Environment Tutorials☆154Updated 5 years ago
- OpenCL Labs for PAPAA Summer School 2016 Edition☆46Updated 7 years ago
- Design contest for DAC 2018☆17Updated 7 years ago
- Hand-written HDL code and C-based HLS designs for K-means clustering implementations on FPGAs☆48Updated 7 years ago
- A Tutorial on Putting High-Level Synthesis cores in PYNQ☆105Updated 7 years ago
- The 1st place winner's source codes for DAC 2018 System Design Contest, FPGA Track☆89Updated 6 years ago
- ☆28Updated 7 years ago
- ☆89Updated 5 years ago
- PYNQ, Neural network Language model, Overlay☆109Updated 6 years ago
- Formerly known as the 'reVISION Getting Started Guide', the Embedded Reference Platforms User Guide covers the embedded vision reference …☆11Updated last year
- Open Source Specialized Computing Stack for Accelerating Deep Neural Networks.☆216Updated 6 years ago
- ☆14Updated 9 years ago
- Systolic-array based Deep Learning Accelerator generator☆25Updated 4 years ago
- Spark on Pynq☆47Updated 5 years ago
- ☆119Updated 7 years ago
- A discussion group on Open Source Deep Learning Accelerator, with technical reports and potential hardware/software issues.☆144Updated 7 years ago
- SystemVerilog HDL and TB code Deep Neural Network Hardware Accelerator implementation on zybo 7010 FPGA and also C code for Vivado SDK So…☆110Updated 5 years ago
- An Synthesizable Deep Learning Library based on Xilinx High Level Synthesis(HLS) tool☆15Updated 8 years ago
- MAERI: A DNN accelerator with reconfigurable interconnects to support flexible dataflow (http://synergy.ece.gatech.edu/tools/maeri/)☆65Updated 3 years ago
- A convolutional neural network implemented in hardware (verilog)☆159Updated 7 years ago
- ☆65Updated 6 years ago
- MAERI public release☆31Updated 3 years ago