MyersResearchGroup / ATACS
☆10Updated 3 years ago
Alternatives and similar repositories for ATACS:
Users that are interested in ATACS are comparing it to the libraries listed below
- KLayout technology files for ASAP7 FinFET educational process☆20Updated 2 years ago
- Characterizer☆22Updated 8 months ago
- Yosys plugin for logic locking and supply-chain security☆22Updated 3 weeks ago
- ☆31Updated 3 months ago
- submission repository for efabless mpw6 shuttle☆30Updated last year
- AXI Formal Verification IP☆20Updated 3 years ago
- An automatic clock gating utility☆47Updated last week
- AMC: Asynchronous Memory Compiler☆48Updated 4 years ago
- A tool that converts SystemVerilog to Verilog. Uses Design Compiler, so it is 100% compatible.☆41Updated 2 years ago
- Analog and power building blocks for sky130 pdk☆20Updated 4 years ago
- ☆36Updated 2 years ago
- KLayout technology files for Skywater SKY130☆39Updated last year
- PLL Designs on Skywater 130nm MPW☆20Updated last year
- tools to help make the most of the limited space we have on the Google sponsored Efabless shuttles☆35Updated 2 years ago
- Design of Analog Blocks in Skywaters 130nm meeting corners: different flavors of OTA, BandGap, LDO.☆27Updated 2 years ago
- Parasitic Extraction for KLayout☆20Updated last week
- A configurable SRAM generator☆47Updated 3 months ago
- Completed LDO Design for Skywaters 130nm☆14Updated 2 years ago
- cdsAsync: An Asynchronous QDI VLSI Toolset & Schematic Library☆25Updated 5 years ago
- ☆10Updated last year
- ☆14Updated 3 years ago
- ☆13Updated 10 months ago
- An open source PDK using TIGFET 10nm devices.☆48Updated 2 years ago
- Trying to verify Verilog/VHDL designs with formal methods and tools☆41Updated last year
- Skywaters 130nm Klayout PDK☆23Updated 2 months ago
- Open-source RHBD (Radiation Hardened by Design) Standard-Cell Library for SKY130☆5Updated this week
- Examples and design pattern for VHDL verification☆15Updated 9 years ago
- Skywater 130nm Klayout Device Generators PDK☆31Updated 9 months ago
- Cross EDA Abstraction and Automation☆36Updated last week
- Conda recipes for FPGA EDA tools for simulation, synthesis, place and route and bitstream generation.☆8Updated last year