azadnaeemi / GT3Links
GT3 PDK
☆16Updated this week
Alternatives and similar repositories for GT3
Users that are interested in GT3 are comparing it to the libraries listed below
Sorting:
- Artificial Netlist Generator☆43Updated last year
- ☆61Updated last month
- Official implementation of paper "Open3DBench: Open-Source Benchmark for 3D-IC Backend Implementation and PPA Evaluation".☆65Updated 4 months ago
- ☆88Updated 4 months ago
- The first version of TritonPart☆29Updated last year
- reference block design for the ASAP7nm library in Cadence Innovus☆51Updated last year
- Mirror of the Si2 LEF/DEF parser (v5.8)☆17Updated 4 years ago
- ☆23Updated 11 months ago
- Reimplementation of the VLSI placement algorithm: ePlace and ePlace-MS☆52Updated 11 months ago
- ☆47Updated last year
- A collection of ISCAS,ITC,TAU and other Benchmark Circuits for EDA tool evaluation.☆57Updated 9 months ago
- ☆34Updated 4 years ago
- Official open source repository for "A Timing Engine Inspired Graph Neural Network Model for Pre-Routing Slack Prediction" (DAC 2022)☆80Updated last year
- ☆47Updated last year
- This is a deep-learning based model for Electronic Design Automation(EDA), predicting the IR drop location on the chip.☆31Updated 2 years ago
- Python iterface for Cadence LEF/DEF parser.☆26Updated last year
- HotSpot v7.0 is an accurate and fast thermal model suitable for use in architectural studies.☆134Updated last year
- Machine Generated Analog IC Layout☆256Updated last year
- This GitHub repo is for the OpenROAD and CircuitOps Tutorial at ASP-DAC 2024☆52Updated 9 months ago
- Official implementation of DATE'25 paper "Timing-Driven Global Placement by Efficient Critical Path Extraction".☆54Updated 4 months ago
- Hypergraph Partitioning: benchmarks, evaluators, best known solutions and codes☆72Updated last week
- Xplace 3.0: An Extremely Fast, Extensible and Deterministic Placement Framework with Detailed-Routability and Timing Optimization☆140Updated 4 months ago
- Rsyn – An Extensible Physical Synthesis Framework☆132Updated last year
- ☆22Updated last month
- CUGR, VLSI Global Routing Tool Developed by CUHK☆138Updated 2 years ago
- ☆201Updated 7 months ago
- CATCH 1.0, Initial full release of CATCH cost model.☆15Updated 3 months ago
- 🕹 OpenPARF: An Open-Source Placement and Routing Framework for Large-Scale Heterogeneous FPGAs with Deep Learning Toolkit☆159Updated 6 months ago
- Library for VLSI CAD Design Useful parsers and solvers' api are implemented.☆183Updated 5 months ago
- Collection of digital hardware modules & projects (benchmarks)☆65Updated last week