novena-next / docsLinks
☆13Updated last year
Alternatives and similar repositories for docs
Users that are interested in docs are comparing it to the libraries listed below
Sorting:
- renders kicad schematic files in unicode☆17Updated 2 years ago
- a (WIP) paw-shaped pogo pin connector☆57Updated 3 years ago
- RISC-V microcontroller board based on SiFive FE310.☆157Updated 2 years ago
- Various interface addon boards and expansions for the Glasgow Digital Interface Explorer☆17Updated last year
- Rust + RTFM on the PineTime!☆74Updated 4 years ago
- Console modchip style flexpcb to add a Stemma QT connector on an SOIC-8 EEPROM☆18Updated 4 years ago
- ☆13Updated 8 months ago
- ☆32Updated 3 years ago
- ice40 FPGA eink controller☆115Updated 6 years ago
- Documenting the Microchip (Atmel) ATF15xx CPLD fuse maps and programming algorithms☆59Updated 3 months ago
- A collection of tools for developing for Fomu☆83Updated 2 years ago
- Hot Reconfiguration Technology demo☆40Updated 3 years ago
- Put your circuits on your plastic bricks of choice☆39Updated 3 years ago
- Example litex Risc-V SOC and some example code projects in multiple languages.☆69Updated 2 years ago
- Bootloader for Fomu☆39Updated 3 years ago
- A Rust embedded-hal impl crate for the Nordic nrf51 series of microcontrollers☆19Updated 4 years ago
- Small 32-bit RISC-V CPU with a half-width datapath inspired by the 68000☆16Updated last year
- This repository contains our software tool, ecoEDA, presented in the paper "ecoEDA: Recycling E-Waste during Electronics Design", which a…☆129Updated last year
- A command line tool to make working with registers easier.☆15Updated 2 months ago
- BL602 SDK (Pine64 fork)☆132Updated 2 years ago
- Documenting Lattice's 28nm FPGA parts☆145Updated last year
- Resource-efficient 16-bit CPU architecture for FPGA control plane☆96Updated 7 months ago
- ☆46Updated 3 years ago
- Enlighted-Otter is an Open-Source and OSHW work-light for hacker/maker events like the chaos communication congress, which can be screwed…☆34Updated 5 years ago
- CPOL=0, CPHA=0 SPI core for practicing formal verification with yosys☆21Updated 5 years ago
- a boneless 3d object format for asset exchange☆15Updated 4 years ago
- Nix channel with FPGA development tools☆13Updated 4 years ago
- Hardware design files for Betrusted☆78Updated 3 years ago
- Support files for participating in a Fomu workshop☆165Updated last year
- ☆17Updated 3 years ago