SiLab-Bonn / basil
A data acquisition framework in Python and Verilog.
☆41Updated last week
Alternatives and similar repositories for basil:
Users that are interested in basil are comparing it to the libraries listed below
- Firmware that implements a reliable high-performance control link for particle physics electronics, based on the IPbus protocol☆42Updated 3 months ago
- A tool for merging the MyHDL workflow with Vivado☆20Updated 4 years ago
- LBNL RF controls support HDL libraries. Mirroring LBNL's internal Gitlab repository, which is CI enabled☆55Updated last week
- ☆26Updated last year
- Xilinx Unisim Library in Verilog☆75Updated 4 years ago
- A current mode buck converter on the SKY130 PDK☆27Updated 3 years ago
- FPGA and Digital ASIC Build System☆74Updated this week
- Fixed-point library with bittrue implementations in VHDL (for FPGA) and python (for simulation)☆23Updated 8 months ago
- Examples of using PSL for functional and formal verification of VHDL with GHDL (and SymbiYosys)☆66Updated last month
- submission repository for efabless mpw6 shuttle☆30Updated last year
- An open-source HDL register code generator fast enough to run in real time.☆58Updated this week
- Extensible FPGA control platform☆59Updated last year
- cryptography ip-cores in vhdl / verilog☆40Updated 4 years ago
- Flip flop setup, hold & metastability explorer tool☆34Updated 2 years ago
- Documentation with code examples about interfacing VHDL with foreign languages and tools through GHDL☆47Updated this week
- Software that implements a reliable high-performance control link for particle physics electronics, based on the IPbus protocol☆23Updated last week
- The ILA allows you to perform in-system debugging of your designs on the GateMate FPGA at runtime. All signals of your design inside the …☆50Updated 2 months ago
- Open source designs developed with IHP 130nm BiCMOS Open Source PDK. Documentation at https://ihp-open-ip.readthedocs.io/en/latest/☆37Updated last week
- Library of reusable VHDL components☆28Updated last year
- Python/C/RTL cosimulation with Xilinx's xsim simulator☆65Updated 6 months ago
- Open-source RHBD (Radiation Hardened by Design) Standard-Cell Library for SKY130☆4Updated 4 months ago
- ☆45Updated last month
- ☆33Updated last year
- An SPI to AXI4-lite bridge for easy interfacing of airhdl register banks with any microcontroller.☆49Updated last year
- Playing around with Formal Verification of Verilog and VHDL☆55Updated 4 years ago
- ☆23Updated 8 months ago
- Start here. Includes all other OSVVM libraries as submodules: Utility, Common, Verification Component, and Script.☆58Updated 2 weeks ago
- ChipScoPy (ChipScope Python API) is an open source Python API to the various ChipScope services provided by the TCF-based (Target Communi…☆53Updated last month
- ☆20Updated 2 weeks ago
- Drawio => VHDL and Verilog☆53Updated last year