SiLab-Bonn / basilLinks
A data acquisition framework in Python and Verilog.
☆43Updated last week
Alternatives and similar repositories for basil
Users that are interested in basil are comparing it to the libraries listed below
Sorting:
- A tool for merging the MyHDL workflow with Vivado☆20Updated 5 years ago
- Firmware that implements a reliable high-performance control link for particle physics electronics, based on the IPbus protocol☆43Updated 2 months ago
- A current mode buck converter on the SKY130 PDK☆34Updated 4 years ago
- Open-source RHBD (Radiation Hardened by Design) Standard-Cell Library for SKY130☆13Updated this week
- VHDL Library for implementing common DSP functionality.☆31Updated 7 years ago
- Extensible FPGA control platform☆61Updated 2 years ago
- Xilinx Unisim Library in Verilog☆86Updated 5 years ago
- An example project which uses many of the ideas and features of the hVHDL libraries like fixed and floating point math modules and has bu…☆30Updated last year
- cryptography ip-cores in vhdl / verilog☆41Updated 4 years ago
- tools to help make the most of the limited space we have on the Google sponsored Efabless shuttles☆37Updated 3 years ago
- Sphinx Extension which generates various types of diagrams from Verilog code.☆65Updated 2 years ago
- ☆33Updated 2 years ago
- Flip flop setup, hold & metastability explorer tool☆52Updated 3 years ago
- Open source designs developed with IHP 130nm BiCMOS Open Source PDK. Documentation at https://ihp-open-ip.readthedocs.io/en/latest/☆64Updated 5 months ago
- CVC: Circuit Validity Checker. Check for errors in CDL netlist.☆33Updated last month
- Python/C/RTL cosimulation with Xilinx's xsim simulator☆77Updated 6 months ago
- Library of reusable VHDL components☆28Updated last year
- LBNL RF controls support HDL libraries. Mirroring LBNL's internal Gitlab repository, which is CI enabled☆115Updated last week
- Virtual development board for HDL design☆42Updated 2 years ago
- ☆26Updated 2 years ago
- ☆56Updated 2 years ago
- An open-source HDL register code generator fast enough to run in real time.☆82Updated this week
- Fixed-point library with bittrue implementations in VHDL (for FPGA) and python (for simulation)☆27Updated last year
- Automatic generation of real number models from analog circuits☆48Updated last year
- Python interface to FPGA interchange format☆41Updated 3 years ago
- Generic Logic Interfacing Project☆48Updated 5 years ago
- VHDL library of high abstraction level synthesizable mathematical functions for multiplication, division and sin/cos functionalities and …☆23Updated 3 months ago
- Open-source CSI-2 receiver for Xilinx UltraScale parts☆37Updated 6 years ago
- Start here. Includes all other OSVVM libraries as submodules: Utility, Common, Verification Component, and Script.☆75Updated last week
- ☆38Updated 3 years ago