A data acquisition framework in Python and Verilog.
☆43Updated this week
Alternatives and similar repositories for basil
Users that are interested in basil are comparing it to the libraries listed below
Sorting:
- This Is Indian Country - Spring 2018 Instance☆12Apr 30, 2018Updated 7 years ago
- UART cocotb module☆11Jun 30, 2021Updated 4 years ago
- LMAC Core1 - Ethernet 1G/100M/10M☆19Apr 3, 2023Updated 2 years ago
- Verilog modules for software-defined radio.☆18Dec 31, 2012Updated 13 years ago
- Firmware that implements a reliable high-performance control link for particle physics electronics, based on the IPbus protocol☆43Feb 22, 2026Updated last week
- An example Python-based MDV testbench for apbi2c core☆30Jul 31, 2024Updated last year
- SpiceBind – spice inside HDL simulator☆56Jun 30, 2025Updated 8 months ago
- A collection of debugging busses developed and presented at zipcpu.com☆42Jan 18, 2024Updated 2 years ago
- EUTelescope -- A Generic Pixel Telescope Data Analysis Framework☆14May 4, 2020Updated 5 years ago
- ☆29Feb 20, 2024Updated 2 years ago
- Rapid system integration of high-level synthesis kernels using the LEAP FPGA framework☆12Apr 17, 2016Updated 9 years ago
- Python/Simulator integration using procedure calls☆10Mar 12, 2020Updated 5 years ago
- Top level for the November shuttle☆12Nov 20, 2021Updated 4 years ago
- GSI Timing Gateware and Tools☆14Updated this week
- SystemVerilog file list pruner☆16Feb 18, 2026Updated last week
- This repository explores writing cocotb-style tests in modern C++, using coroutines and strong typing, with the goal of maintaining a Pyt…☆26Feb 16, 2026Updated last week
- Parse Timepix3 raw files to hits, clusters and events☆13Jun 15, 2023Updated 2 years ago
- nMigen examples for the ULX3S board☆12May 5, 2022Updated 3 years ago
- An Open-Source Silicon Compiler for Reduced-Complexity Reconfigurable Fabrics☆14Updated this week
- ☆13Updated this week
- Unit testing for cocotb☆166Dec 6, 2025Updated 2 months ago
- Heston implementation for Zynq with Vivado HLS☆16Jun 30, 2015Updated 10 years ago
- Python packages providing a library for Verification Stimulus and Coverage☆140Feb 18, 2026Updated last week
- FPGA USB stack written in LiteX☆132Jun 5, 2022Updated 3 years ago
- HW-SW Co-Simulation Library for AMBA AXI BFM using DPI/VPI☆36Dec 24, 2024Updated last year
- A Python to VHDL compiler☆17Apr 28, 2025Updated 10 months ago
- Information on cores available on the Ulx3s ECP5 FPGA board☆14May 1, 2020Updated 5 years ago
- Hardware/Software Co-design environment of a processor core for deterministic real time systems☆37Aug 19, 2023Updated 2 years ago
- Hardware Accelerators (HwAs) constructed in Vivado HLS☆20Jul 17, 2017Updated 8 years ago
- 10 Gigabit Ethernet MAC Core UVM Verification☆17Oct 5, 2023Updated 2 years ago
- PymePix is a Python library that provides control and acquisition for the Timepix3-SPIDR hardware. The rich set of data-structures and in…☆16Mar 25, 2024Updated last year
- ☆18Jan 15, 2026Updated last month
- cryptography ip-cores in vhdl / verilog☆41Feb 20, 2021Updated 5 years ago
- An open-source HDL register code generator fast enough to run in real time.☆83Feb 2, 2026Updated 3 weeks ago
- Source code form the Parallella Chronicles Blog☆15Jul 25, 2015Updated 10 years ago
- sample VCD files☆43Feb 13, 2026Updated 2 weeks ago
- general-cores☆21Jul 16, 2025Updated 7 months ago
- Tutorial for integrating PyMTL and Vivado HLS☆19Apr 17, 2016Updated 9 years ago
- Verilog Modules for DSP functions and other common tasks to make FPGA development easier and more fun.☆20Jun 7, 2015Updated 10 years ago