chili-chips-ba / wireguard-fpga
Full-throttle, wire-speed hardware implementation of Wireguard VPN, using low-cost Artix7 FPGA with opensource toolchain. If you seek security and privacy, nothing is private in our codebase. Our door is wide open for backdoor scrutiny, be it related to RTL, embedded, build, bitstream or any other aspect of design and delivery package. Bujrum!
☆41Updated this week
Alternatives and similar repositories for wireguard-fpga:
Users that are interested in wireguard-fpga are comparing it to the libraries listed below
- Spicing up the first and (no longer) the only EU FPGA chip with a flashy new board, loaded with a suite of engaging demos and examples =>…☆49Updated this week
- ☆22Updated 2 years ago
- System on Chip toolkit for Amaranth HDL☆86Updated 3 months ago
- Mirror of https://codeberg.org/ECP5-PCIe/ECP5-PCIe☆94Updated last year
- PicoRV☆44Updated 4 years ago
- assorted library of utility cores for amaranth HDL☆85Updated 4 months ago
- User-friendly explanation of Yosys options☆112Updated 3 years ago
- Documenting the Xilinx Ultrascale, Ultrascale+ and UltraScale MPSoC series bit-stream format.☆72Updated 2 years ago
- Naive Educational RISC V processor☆77Updated 3 months ago
- PCIe analyzer experiments☆49Updated 4 years ago
- Single/Multi-channel Full Speed USB interface for FPGA and ASIC designs☆161Updated 10 months ago
- A truly opensource camera serial interface. No frills. No backdoors that compromise security. Outstanding signal integrity. Hi-rez video …☆33Updated this week
- Nix flake for openXC7☆30Updated 2 months ago
- Using VexRiscv without installing Scala☆37Updated 3 years ago
- Experimental flows using nextpnr for Xilinx devices☆41Updated last month
- Project X-Ray Database: XC7 Series☆65Updated 3 years ago
- an inverter drawn in magic with makefile to simulate☆26Updated 2 years ago
- Small footprint and configurable SPI core☆40Updated 3 weeks ago
- FPGA gateware and pre-build bitstreams that expose SPI over JTAG. The protocol is implemented (among others) by openocd.☆53Updated last year
- Generate Zynq configurations without using the vendor GUI☆30Updated last year
- FPGA reference design for the the Swerv EH1 Core☆69Updated 5 years ago
- Test of the USB3 IP Core from Daisho on a Xilinx device☆86Updated 5 years ago
- LiteX development baseboards arround the SQRL Acorn.☆58Updated 9 months ago
- A demonstration showing how several components can be compsed to build a simulated spectrogram☆40Updated 9 months ago
- Bitstream relocation and manipulation tool.☆43Updated 2 years ago
- A collection of debugging busses developed and presented at zipcpu.com☆37Updated last year
- Python script to transform a VCD file to wavedrom format☆75Updated 2 years ago
- Programmer for the Lattice ECP5 series, making use of FTDI based adaptors☆87Updated 2 months ago
- 🔥 Technology-agnostic FPGA stress-test: maximum logic utilization and high dynamic power consumption.☆29Updated 2 years ago
- CoreScore☆142Updated this week