chili-chips-ba / wireguard-fpga
Full-throttle, wire-speed hardware implementation of Wireguard VPN, using low-cost Artix7 FPGA with opensource toolchain. If you seek security and privacy, nothing is private in our codebase. Our door is wide open for backdoor scrutiny, be it related to RTL, embedded, build, bitstream or any other aspect of design and delivery package. Bujrum!
☆29Updated this week
Related projects ⓘ
Alternatives and complementary repositories for wireguard-fpga
- Spicing up the first and only EU FPGA chip with a flashy new board, loaded with a suite of engaging demos and examples. https://www.chil…☆44Updated last week
- User-friendly explanation of Yosys options☆111Updated 3 years ago
- System on Chip toolkit for Amaranth HDL☆84Updated 3 weeks ago
- Cyclone V bitstream reverse-engineering project☆111Updated last year
- ☆22Updated 2 years ago
- Project X-Ray Database: XC7 Series☆63Updated 2 years ago
- Industry standard I/O for Amaranth HDL☆26Updated 3 weeks ago
- Nix flake for openXC7☆26Updated 2 months ago
- 🔥 Technology-agnostic FPGA stress-test: maximum logic utilization and high dynamic power consumption.☆29Updated 2 years ago
- ☆11Updated last year
- RISC-V Processor written in Amaranth HDL☆31Updated 2 years ago
- Mirror of https://codeberg.org/ECP5-PCIe/ECP5-PCIe☆92Updated last year
- 妖刀夢渡☆56Updated 5 years ago
- Experimental flows using nextpnr for Xilinx devices☆39Updated 3 weeks ago
- a noodly Amaranth HDL-wrapper for FPGA SerDes' presenting a PIPE PHY interface☆31Updated 2 years ago
- Board and connector definition files for nMigen☆29Updated 4 years ago
- Miscellaneous ULX3S examples (advanced)☆74Updated last year
- USB virtual model in C++ for Verilog☆28Updated 3 weeks ago
- Small footprint and configurable SPI core☆39Updated this week
- assorted library of utility cores for amaranth HDL☆81Updated last month
- PicoRV☆43Updated 4 years ago
- ☆76Updated 8 months ago
- Naive Educational RISC V processor☆71Updated 3 weeks ago
- VS Code based debugger for hardware designs in Amaranth or Verilog☆32Updated 2 weeks ago
- Experiments with Yosys cxxrtl backend☆46Updated 10 months ago
- Board definitions for Amaranth HDL☆107Updated 3 weeks ago
- Documenting the Xilinx Ultrascale, Ultrascale+ and UltraScale MPSoC series bit-stream format.☆71Updated 2 years ago
- Using VexRiscv without installing Scala☆36Updated 3 years ago
- Change part number or package in a Xilinx 7-series FPGA bitstream☆36Updated 4 years ago
- Bitstream relocation and manipulation tool.☆39Updated last year