chili-chips-ba / wireguard-fpga
Full-throttle, wire-speed hardware implementation of Wireguard VPN, using low-cost Artix7 FPGA with opensource toolchain. If you seek security and privacy, nothing is private in our codebase. Our door is wide open for backdoor scrutiny, be it related to RTL, embedded, build, bitstream or any other aspect of design and delivery package. Bujrum!
☆33Updated this week
Related projects ⓘ
Alternatives and complementary repositories for wireguard-fpga
- Spicing up the first and only EU FPGA chip with a flashy new board, loaded with a suite of engaging demos and examples. https://www.chil…☆46Updated 3 weeks ago
- System on Chip toolkit for Amaranth HDL☆83Updated last month
- PicoRV☆43Updated 4 years ago
- User-friendly explanation of Yosys options☆111Updated 3 years ago
- assorted library of utility cores for amaranth HDL☆81Updated 2 months ago
- 🔥 Technology-agnostic FPGA stress-test: maximum logic utilization and high dynamic power consumption.☆29Updated 2 years ago
- ☆22Updated 2 years ago
- Using VexRiscv without installing Scala☆36Updated 3 years ago
- Project X-Ray Database: XC7 Series☆63Updated 2 years ago
- Nix flake for openXC7☆27Updated this week
- Cyclone V bitstream reverse-engineering project☆111Updated last year
- an inverter drawn in magic with makefile to simulate☆26Updated 2 years ago
- Virtual development board for HDL design☆39Updated last year
- Documenting the Xilinx Ultrascale, Ultrascale+ and UltraScale MPSoC series bit-stream format.☆71Updated 2 years ago
- Board definitions for Amaranth HDL☆108Updated last month
- Cocotb (Python) based USB 1.1 test suite for FPGA IP, with testbenches for a variety of open source USB cores☆50Updated last year
- ☆76Updated 8 months ago
- Use an MPSSE FTDI device as a JTAG interface in Quartus tools☆14Updated 9 months ago
- 妖刀夢渡☆56Updated 5 years ago
- Small footprint and configurable SPI core☆39Updated 2 weeks ago
- Gate-level visualization generator for SKY130-based chip designs.☆20Updated 3 years ago
- FPGA IP cores for the Antikernel OS, intended to be included as a submodule in SoC integrations☆60Updated 3 weeks ago
- Single/Multi-channel Full Speed USB interface for FPGA and ASIC designs☆157Updated 8 months ago
- A demonstration showing how several components can be compsed to build a simulated spectrogram☆40Updated 7 months ago
- Industry standard I/O for Amaranth HDL☆26Updated last month
- The ILA allows you to perform in-system debugging of your designs on the GateMate FPGA at runtime. All signals of your design inside the …☆48Updated last week
- Constraint files for Hardware Description Language (HDL) designs targeting FPGA boards☆42Updated this week
- Experimental flows using nextpnr for Xilinx devices☆39Updated this week
- Nitro USB FPGA core☆83Updated 8 months ago
- ☆44Updated 2 years ago