chili-chips-ba / wireguard-fpgaLinks
Full-throttle, wire-speed hardware implementation of Wireguard VPN, using low-cost Artix7 FPGA with opensource toolchain. If you seek security and privacy, nothing is private in our codebase. Our door is wide open for backdoor scrutiny, be it related to RTL, embedded, build, bitstream or any other aspect of design and delivery package. Bujrum!
☆100Updated this week
Alternatives and similar repositories for wireguard-fpga
Users that are interested in wireguard-fpga are comparing it to the libraries listed below
Sorting:
- Spicing up the first and (no longer) the only EU FPGA chip with a flashy new board, loaded with a suite of engaging demos and examples =>…☆63Updated last week
- Naive Educational RISC V processor☆83Updated this week
- Single/Multi-channel Full Speed USB interface for FPGA and ASIC designs☆170Updated last year
- Documenting the Xilinx Ultrascale, Ultrascale+ and UltraScale MPSoC series bit-stream format.☆77Updated 3 years ago
- Nix flake for openXC7☆38Updated 2 months ago
- Convenience script to install the nextpnr-xilinx toolchain for Kintex7, Artix7, Spartan7 and Zynq7☆77Updated 11 months ago
- Experimental flows using nextpnr for Xilinx devices☆47Updated last week
- Antmicro's fast, vendor-neutral DMA IP in Chisel☆121Updated 2 weeks ago
- User-friendly explanation of Yosys options☆113Updated 3 years ago
- Experimental flows using nextpnr for Xilinx devices☆237Updated 7 months ago
- The CORE-V CVA5 is an Application class 5-stage RISC-V CPU specifically targetting FPGA implementations.☆105Updated 2 weeks ago
- CoreScore☆155Updated 4 months ago
- BrightAI B.V. open sources its Blackwire RTL FPGA smartNIC implementation of WireGuard☆48Updated last year
- IEEE P1735 decryptor for VHDL☆32Updated 9 years ago
- DisplayPort IP-core☆65Updated 3 weeks ago
- Tang Mega 138K Pro examples☆70Updated last month
- ☆46Updated 3 years ago
- Verilog wishbone components☆115Updated last year
- Bitstream relocation and manipulation tool.☆46Updated 2 years ago
- Technology-agnostic Physical Unclonable Function (PUF) hardware module for any FPGA.☆131Updated 2 years ago
- ☆46Updated 3 years ago
- ☆79Updated last year
- Like VexRiscv, but, Harder, Better, Faster, Stronger☆159Updated last week
- Control and Status Register map generator for HDL projects☆116Updated last week
- Re-coded Xilinx primitives for Verilator use☆48Updated last year
- FPGA IP cores for the Antikernel OS, intended to be included as a submodule in SoC integrations☆64Updated last week
- Python script to transform a VCD file to wavedrom format☆77Updated 2 years ago
- VCD viewer☆91Updated 6 months ago
- System on Chip toolkit for Amaranth HDL☆90Updated 7 months ago
- Building and deploying container images for open source electronic design automation (EDA)☆113Updated 8 months ago