Alternatives and similar repositories for wireguard-fpga

Users that are interested in wireguard-fpga are comparing it to the libraries listed below

• fischermoseley / manta
  A configurable and approachable tool for FPGA debugging and rapid prototyping.
  ☆144Updated last week
• ZipCPU / eth10g
  10Gb Ethernet Switch
  ☆249Updated 3 months ago
• zeroasiccorp / wildebeest
  RTL logic synthesis
  ☆125Updated 3 months ago
• regymm / pcie_7x
  PCIe Endpoint on Xilinx 7-Series FPGAs with the PCIE_2_1 hard block and GTP transceivers
  ☆67Updated 8 months ago
• siliconcompiler / logik
  A configurable RTL to bitstream FPGA toolchain
  ☆55Updated last week
• SparcLab / OpenSERDES
  Digitally synthesizable architecture for SerDes using Skywater Open PDK 130 nm technology.
  ☆260Updated 3 years ago
• olofk / corescore
  CoreScore
  ☆171Updated 2 months ago
• enjoy-digital / liteeth
  Small footprint and configurable Ethernet core
  ☆272Updated last week
• the-aerospace-corporation / satcat5
  SatCat5 is a mixed-media Ethernet switch that lets a variety of devices communicate on the same network.
  ☆478Updated 3 months ago
• microsoft / cheriot-ibex
  cheriot-ibex is a RTL implementation of CHERIoT ISA based on LowRISC's Ibex core.
  ☆117Updated 4 months ago
• stnolting / neoTRNG
  🎲 A Tiny and Platform-Independent True Random Number Generator for any FPGA (and ASIC).
  ☆213Updated last month
• ulixxe / usb_cdc
  Single/Multi-channel Full Speed USB interface for FPGA and ASIC designs
  ☆187Updated last year
• sipeed / TangMega-138KPro-example
  Tang Mega 138K Pro examples
  ☆94Updated 5 months ago
• openXC7 / toolchain-nix
  Nix flake for openXC7
  ☆44Updated 9 months ago
• fusesoc / blinky
  Example LED blinking project for your FPGA dev board of choice
  ☆189Updated 2 weeks ago
• regymm / quasiSoC
  Linux capable RISC-V SoC designed to be readable and useful.
  ☆158Updated last month
• pulp-platform / carfield
  A mixed-criticality platform built around Cheshire, with a number of safety/security and predictability features. Ready-to-use FPGA flow …
  ☆117Updated 6 months ago
• gatecat / nextpnr-xilinx
  Experimental flows using nextpnr for Xilinx devices
  ☆252Updated last year
• SpinalHDL / VexiiRiscv
  Like VexRiscv, but, Harder, Better, Faster, Stronger
  ☆200Updated last week
• openhwgroup / cv32e40s
  4 stage, in-order, secure RISC-V core based on the CV32E40P
  ☆153Updated last year
• zeroasiccorp / switchboard
  Communication framework for RTL simulation and emulation.
  ☆308Updated 2 weeks ago
• regymm / GenZ
  The open-source Zynq 7000 BSP generator for openXC7
  ☆50Updated last year
• YosysHQ / nerv
  Naive Educational RISC V processor
  ☆94Updated 3 months ago
• meiniKi / FazyRV
  A minimal-area RISC-V core with a scalable data path to 1, 2, 4, or 8 bits and manifold variants.
  ☆111Updated last month
• wavedrom / vcdrom
  VCD viewer
  ☆99Updated 4 months ago
• enjoy-digital / litex_m2sdr
  LiteX based M2 SDR/RF FPGA board.
  ☆177Updated last week
• ZipCPU / sdspi
  SD-Card controller, using either SPI, SDIO, or eMMC interfaces
  ☆349Updated 3 months ago
• enjoy-digital / litescope
  Small footprint and configurable embedded FPGA logic analyzer
  ☆198Updated last week
• SpinalHDL / NaxRiscv
  ☆306Updated 2 months ago
• chili-chips-ba / openCologne
  Spicing up the first and (no longer) the only EU FPGA chip with a flashy new board, loaded with a suite of engaging demos and examples =>…
  ☆87Updated 3 months ago