Full-throttle, wire-speed hardware implementation of Wireguard VPN, using low-cost Artix7 FPGA with opensource toolchain. If you seek security and privacy, nothing is private in our codebase. Our door is wide open for backdoor scrutiny, be it related to RTL, embedded, build, bitstream or any other aspect of design and delivery package. Bujrum!
☆1,332May 23, 2026Updated last week
Alternatives and similar repositories for wireguard-fpga
Users that are interested in wireguard-fpga are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Demo of how to use https://github.com/openXC7 tools (yosys+nextpnr-xilinx) to implement the HW side of a custom SoC with RISC-V CPU & our…☆37Feb 23, 2025Updated last year
- Digital systems are clocked. This project is about constructing a high-Q clock by simmering an ordinary quartz crystal in a heavy numeric…☆22May 18, 2026Updated last week
- A truly opensource camera serial interface. No frills. No backdoors that compromise security. Outstanding signal integrity. Hi-rez video …☆86May 8, 2026Updated 3 weeks ago
- A compact, configurable RISC-V core☆13Jul 31, 2025Updated 9 months ago
- Spicing up the first and (no longer) the only EU FPGA chip with a flashy new board, loaded with a suite of engaging demos and examples =>…☆97May 8, 2026Updated 3 weeks ago
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- The first-ever opensource soft core for PCIE EndPoint. Without vendor-locked HMs for Data Link, Transaction, Application layers. With sta…☆75Updated this week
- Master-thesis-final☆19Oct 9, 2023Updated 2 years ago
- Peripheral Component Interconnect (PCI) has taken the Express lane long ago, moving to xGbps SerDes. Now for the first time in opensource…☆72Updated this week
- RV32I by cats☆15Sep 4, 2023Updated 2 years ago
- The open-source Zynq 7000 BSP generator for openXC7☆59Jan 21, 2025Updated last year
- USB virtual model in C++, co-simulating with Verilog, SystemVerilog and VHDL☆33Oct 15, 2024Updated last year
- The ILA allows you to perform in-system debugging of your designs on the GateMate FPGA at runtime. All signals of your design inside the …☆64Nov 14, 2025Updated 6 months ago
- Open Logic FPGA Standard Library☆926May 20, 2026Updated last week
- BrightAI B.V. open sources its Blackwire RTL FPGA smartNIC implementation of WireGuard☆64Aug 21, 2023Updated 2 years ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- ECP5 FPGA DEV BOARD☆10Apr 19, 2021Updated 5 years ago
- PCIe (1.0a to 2.0) Virtual Root Complex model, in C, co-simulating with Verilog, SystemVerilog and VHDL, with Endpoint capabilities☆146Mar 6, 2026Updated 2 months ago
- assorted library of utility cores for amaranth HDL☆105Sep 17, 2024Updated last year
- HDL converter (between VHDL, SystemVerilog and/or Verilog), based on GHDL, Yosys, Synlig, and the plugins ghdl-yosys-plugin and yosys-sla…☆26Mar 5, 2025Updated last year
- Open-source RTL logic simulator with CUDA acceleration☆275Sep 30, 2025Updated 7 months ago
- Example designs for using Ethernet FMC without a processor (ie. state machine based)☆35Apr 9, 2026Updated last month
- LM32 processor module for Ghidra. Useful for AMD SMU reverse engineering.☆17Dec 7, 2025Updated 5 months ago
- SGMII☆14Jul 17, 2014Updated 11 years ago
- The Open Source Hardware Accelerator for Efficient Neural Network Inference☆55Apr 22, 2026Updated last month
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- RISC-V-based many-core neuromorphic architecture☆16Updated this week
- sump3 logic analyzer☆43Feb 2, 2026Updated 3 months ago
- Virtual processor co-simulation element for Verilog, VHDL and SystemVerilog environments, allowing host compiled programs to run in a log…☆74Feb 12, 2026Updated 3 months ago
- A Rocket-Chip with a Dynamically Randomized LLC☆14Sep 18, 2024Updated last year
- micro version of cocotb, to run on microcontrollers or desktop to get hardware in the loop☆24Feb 25, 2025Updated last year
- LiteX development baseboards arround the SQRL Acorn.☆74Apr 22, 2026Updated last month
- Tutorial, examples and regression tests for Coriolis & Alliance (LIP6)☆16May 15, 2026Updated 2 weeks ago
- UART to AXI Stream interface written in VHDL☆18Oct 20, 2022Updated 3 years ago
- Opensource DDR3 Controller☆441May 21, 2026Updated last week
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- An open-source HDL register code generator fast enough to run in real time.☆88May 17, 2026Updated last week
- Project Peppercorn GateMate Test Cases☆16Feb 25, 2026Updated 3 months ago
- Fixed-point math library with VHDL, Python and MATLAB support☆39Apr 13, 2026Updated last month
- Project aimed at implementing floating point operators using the DSP48E1 slice.☆30Mar 29, 2013Updated 13 years ago
- RP2040 firmware for controlling GPIO over USB CDC with AT commands☆14Dec 22, 2024Updated last year
- A Python package for generating HDL wrappers and top modules for HDL sources☆77Updated this week
- User-friendly explanation of Yosys options☆113Sep 25, 2021Updated 4 years ago