Alternatives and similar repositories for wireguard-fpga

Users that are interested in wireguard-fpga are comparing it to the libraries listed below

• fischermoseley / manta
  A configurable and approachable tool for FPGA debugging and rapid prototyping.
  ☆140Updated 6 months ago
• ZipCPU / eth10g
  10Gb Ethernet Switch
  ☆238Updated 2 weeks ago
• zeroasiccorp / wildebeest
  RTL logic synthesis
  ☆115Updated 2 weeks ago
• microsoft / cheriot-ibex
  cheriot-ibex is a RTL implementation of CHERIoT ISA based on LowRISC's Ibex core.
  ☆113Updated 2 months ago
• siliconcompiler / logik
  A configurable RTL to bitstream FPGA toolchain
  ☆48Updated this week
• regymm / pcie_7x
  PCIe Endpoint on Xilinx 7-Series FPGAs with the PCIE_2_1 hard block and GTP transceivers
  ☆62Updated 6 months ago
• SparcLab / OpenSERDES
  Digitally synthesizable architecture for SerDes using Skywater Open PDK 130 nm technology.
  ☆254Updated 3 years ago
• enjoy-digital / liteeth
  Small footprint and configurable Ethernet core
  ☆265Updated 2 weeks ago
• wavedrom / vcdrom
  VCD viewer
  ☆97Updated 2 months ago
• fusesoc / blinky
  Example LED blinking project for your FPGA dev board of choice
  ☆185Updated 2 weeks ago
• stnolting / neoTRNG
  🎲 A Tiny and Platform-Independent True Random Number Generator for any FPGA (and ASIC).
  ☆203Updated last month
• ulixxe / usb_cdc
  Single/Multi-channel Full Speed USB interface for FPGA and ASIC designs
  ☆182Updated last year
• chili-chips-ba / openCologne
  Spicing up the first and (no longer) the only EU FPGA chip with a flashy new board, loaded with a suite of engaging demos and examples =>…
  ☆79Updated 2 weeks ago
• sipeed / TangMega-138KPro-example
  Tang Mega 138K Pro examples
  ☆88Updated 2 months ago
• Parretto / DisplayPort
  DisplayPort IP-core
  ☆79Updated last month
• gatecat / nextpnr-xilinx
  Experimental flows using nextpnr for Xilinx devices
  ☆246Updated last year
• zeroasiccorp / switchboard
  Communication framework for RTL simulation and emulation.
  ☆301Updated this week
• olofk / corescore
  CoreScore
  ☆166Updated last week
• the-aerospace-corporation / satcat5
  SatCat5 is a mixed-media Ethernet switch that lets a variety of devices communicate on the same network.
  ☆468Updated last week
• drom / awesome-riscv
  😎 A curated list of awesome RISC-V implementations
  ☆138Updated 2 years ago
• YosysHQ / nerv
  Naive Educational RISC V processor
  ☆91Updated 3 weeks ago
• enjoy-digital / litescope
  Small footprint and configurable embedded FPGA logic analyzer
  ☆191Updated 2 weeks ago
• SpinalHDL / VexiiRiscv
  Like VexRiscv, but, Harder, Better, Faster, Stronger
  ☆187Updated this week
• pulp-platform / cheshire
  A minimal Linux-capable 64-bit RISC-V SoC built around CVA6
  ☆291Updated last week
• pulp-platform / carfield
  A mixed-criticality platform built around Cheshire, with a number of safety/security and predictability features. Ready-to-use FPGA flow …
  ☆112Updated 3 months ago
• RHSResearchLLC / NiteFury-and-LiteFury
  Public repository for Litefury & Nitefury
  ☆301Updated last year
• f4pga / prjuray
  Documenting the Xilinx Ultrascale, Ultrascale+ and UltraScale MPSoC series bit-stream format.
  ☆80Updated 3 years ago
• openXC7 / toolchain-nix
  Nix flake for openXC7
  ☆42Updated 6 months ago
• enjoy-digital / pcie_analyzer
  PCIe analyzer experiments
  ☆63Updated 5 years ago
• ultraembedded / openlogicbit
  Open-source Logic Analyzer gateware for various FPGA dev boards/replacement gateware for commercially available logic analyzers.
  ☆155Updated 4 years ago