UART to AXI Stream interface written in VHDL
☆18Oct 20, 2022Updated 3 years ago
Alternatives and similar repositories for vhdl-axis-uart
Users that are interested in vhdl-axis-uart are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- ☆24Apr 12, 2025Updated 11 months ago
- Standard and Curated cores, tested and working.☆11Dec 29, 2022Updated 3 years ago
- Sample minimal Vivado project for Parallella FPGA☆45May 15, 2016Updated 9 years ago
- ☆11Apr 3, 2017Updated 8 years ago
- Prototype phase noise analyzer☆21Nov 28, 2020Updated 5 years ago
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- This repository consists of the processing of the recieved GPS signals at the receiver side. MATLAB has been put to use. MATLAB to HDL ma…☆19Jul 12, 2017Updated 8 years ago
- JESD204b modules in VHDL☆30Apr 18, 2019Updated 6 years ago
- ☆22Jul 29, 2025Updated 7 months ago
- Repository containing the DSP gateware cores☆14Mar 9, 2026Updated 2 weeks ago
- Wishbone SATA Controller☆25Oct 16, 2025Updated 5 months ago
- VHDL Code for infrastructural blocks (designed for FPGA)☆15Oct 26, 2022Updated 3 years ago
- Absolute encoder VHDL core☆20Feb 3, 2017Updated 9 years ago
- UHF active noise radar☆23Aug 10, 2021Updated 4 years ago
- VHDL package to provide C-like string formatting☆15May 6, 2022Updated 3 years ago
- Simple, predictable pricing with DigitalOcean hosting • AdAlways know what you'll pay with monthly caps and flat pricing. Enterprise-grade infrastructure trusted by 600k+ customers.
- VHDL implementation of carrier phase recovery (CPR) techniques for coherent optical systems☆16Dec 6, 2020Updated 5 years ago
- Verilog IP Cores & Tests☆13May 3, 2018Updated 7 years ago
- Blackman-Harris Window functions (3-, 5-, 7-term etc.) from 1K to 64M points based only on LUTs and DSP48s FPGA resources. Main core - CO…☆13Aug 14, 2020Updated 5 years ago
- Ice40 open source HDMI examples on BlackIce II☆11May 12, 2022Updated 3 years ago
- A complete Linux project for the ZYBO. This project helps me during my first steps with embedded Linux. You can find anything necessary t…☆13Oct 8, 2020Updated 5 years ago
- ☆18Sep 16, 2020Updated 5 years ago
- Simple C snippet to transfer DMA memory with scatter/gather on a Zynq 7020☆56Apr 27, 2017Updated 8 years ago
- ADC configurator to 7-series Xilinx FPGA (has parameters: NCHAN, SERDES MODE, SDR/DDR, DATA WIDTH, DEPTH and so on)☆13Aug 29, 2018Updated 7 years ago
- Python Based QAM64 MODEM (Modulator - Demodulator) With Scrambler!☆14Jun 27, 2022Updated 3 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click and start building anything your business needs.
- The open-source Zynq 7000 BSP generator for openXC7☆53Jan 21, 2025Updated last year
- A parameterizable Vivado HLS project (C/C++) that implements a master and slave AXI-Stream to AXI-Memory-Mapped data mover (AXI-S default…☆16Aug 29, 2018Updated 7 years ago
- RF powermeter with USB-interface☆14Dec 30, 2022Updated 3 years ago
- A Java Swing KGradientPanel Library showcase example.☆13Apr 17, 2018Updated 7 years ago
- gateware for the main fpga, including a hispi decoder and image processing☆13Sep 27, 2018Updated 7 years ago
- Fully featured implementation of Inter-IC (I2C) bus master for FPGAs☆33May 17, 2020Updated 5 years ago
- VHDL code examples for a digital design course☆25Jan 29, 2020Updated 6 years ago
- transplant several overlays to s9_pynq board☆17Oct 31, 2020Updated 5 years ago
- Yet Another XC7Z010 Board☆17Mar 22, 2022Updated 4 years ago
- NordVPN Special Discount Offer • AdSave on top-rated NordVPN 1 or 2-year plans with secure browsing, privacy protection, and support for for all major platforms.
- Notes on the Eclypse Z7 development board☆16Oct 25, 2025Updated 5 months ago
- Groundhog - Serial ATA Host Bus Adapter☆23Jun 10, 2018Updated 7 years ago
- Synthesizable FIR filters in VHDL☆14Jul 19, 2019Updated 6 years ago
- A sample Qt HMI sdk to use with sdl_core, which encapsulated json parser☆10Jan 2, 2019Updated 7 years ago
- Port of SameBoy, a highly accurate GB and GBC emulator to the Teensy4.1 microcontroller.☆14Jun 23, 2022Updated 3 years ago
- RF Signal Generator with filtered outputs, modulation features☆16Oct 27, 2020Updated 5 years ago
- Version 2 of my Crazy Small CPU☆76Dec 2, 2018Updated 7 years ago