UART to AXI Stream interface written in VHDL
☆20Oct 20, 2022Updated 3 years ago
Alternatives and similar repositories for vhdl-axis-uart
Users that are interested in vhdl-axis-uart are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- DSSS Wireless transmit-receive system in VHDL☆14Dec 19, 2017Updated 8 years ago
- ☆24Apr 12, 2025Updated last year
- Standard and Curated cores, tested and working.☆11Dec 29, 2022Updated 3 years ago
- Sample minimal Vivado project for Parallella FPGA☆46May 15, 2016Updated 10 years ago
- Prototype phase noise analyzer☆22Nov 28, 2020Updated 5 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- ☆54Jun 3, 2026Updated 3 months ago
- JESD204b modules in VHDL☆31Apr 18, 2019Updated 7 years ago
- It is a GPIO interrupt example for xilinx ZYNQ FPGA.☆14Oct 7, 2014Updated 11 years ago
- Repository containing the DSP gateware cores☆14Mar 9, 2026Updated 6 months ago
- ☆12Apr 3, 2017Updated 9 years ago
- VHDL Code for infrastructural blocks (designed for FPGA)☆15Oct 26, 2022Updated 3 years ago
- Absolute encoder VHDL core☆21Feb 3, 2017Updated 9 years ago
- VHDL package to provide C-like string formatting☆15May 6, 2022Updated 4 years ago
- UHF active noise radar☆25Aug 10, 2021Updated 5 years ago
- Bare Metal GPUs on DigitalOcean Gradient AI • AdPurpose-built for serious AI teams training foundational models, running large-scale inference, and pushing the boundaries of what's possible.
- Blackman-Harris Window functions (3-, 5-, 7-term etc.) from 1K to 64M points based only on LUTs and DSP48s FPGA resources. Main core - CO…☆13Aug 14, 2020Updated 6 years ago
- VHDL implementation of carrier phase recovery (CPR) techniques for coherent optical systems☆16Dec 6, 2020Updated 5 years ago
- Verilog IP Cores & Tests☆13May 3, 2018Updated 8 years ago
- This repository consists of the processing of the recieved GPS signals at the receiver side. MATLAB has been put to use. MATLAB to HDL ma…☆20Jul 12, 2017Updated 9 years ago
- University of Manitoba Breast Microwave Imaging Dataset☆27Jan 6, 2023Updated 3 years ago
- Easily share numpy arrays between processes☆10Jun 28, 2019Updated 7 years ago
- Ice40 open source HDMI examples on BlackIce II☆12May 12, 2022Updated 4 years ago
- A Python Module to parse LeCroy Binary Trace Files☆14Oct 20, 2023Updated 2 years ago
- A complete Linux project for the ZYBO. This project helps me during my first steps with embedded Linux. You can find anything necessary t…☆13Oct 8, 2020Updated 5 years ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- ☆18Sep 16, 2020Updated 6 years ago
- ADC configurator to 7-series Xilinx FPGA (has parameters: NCHAN, SERDES MODE, SDR/DDR, DATA WIDTH, DEPTH and so on)☆13Aug 29, 2018Updated 8 years ago
- Simple C snippet to transfer DMA memory with scatter/gather on a Zynq 7020☆59Apr 27, 2017Updated 9 years ago
- Python Based QAM64 MODEM (Modulator - Demodulator) With Scrambler!☆14Jun 27, 2022Updated 4 years ago
- A parameterizable Vivado HLS project (C/C++) that implements a master and slave AXI-Stream to AXI-Memory-Mapped data mover (AXI-S default…☆16Aug 29, 2018Updated 8 years ago
- VHDL code examples for a digital design course☆25Jan 29, 2020Updated 6 years ago
- RF powermeter with USB-interface☆15Aug 30, 2026Updated 3 weeks ago
- LiteX based White Rabbit PCIe NIC developped for Warsaw University of Technology.☆26Sep 14, 2026Updated last week
- Benchmarking GNSS system at the Xilinx PYNQ FPGA based platform☆15Apr 26, 2024Updated 2 years ago
- Bare Metal GPUs on DigitalOcean Gradient AI • AdPurpose-built for serious AI teams training foundational models, running large-scale inference, and pushing the boundaries of what's possible.
- A port of the MATLAB Delta Sigma Toolbox based on free software and very little sleep☆15Oct 20, 2022Updated 3 years ago
- Dockerfile linter written in Go. It provides static analysis for Dockerfiles, identifying common mistakes and promotes best practices.☆14Nov 14, 2023Updated 2 years ago
- 360nosc0pe Yocto build environment☆13Aug 27, 2018Updated 8 years ago
- A Java Swing KGradientPanel Library showcase example.☆13Apr 17, 2018Updated 8 years ago
- gateware for the main fpga, including a hispi decoder and image processing☆13Sep 27, 2018Updated 7 years ago
- Device description files (architecture, timing, configuration bitstream, and general documentation) for EOS S3 MCU+eFPGA SoC☆27Sep 1, 2021Updated 5 years ago
- The implementation of AD9371 on KC705☆21Jun 10, 2025Updated last year