fcayci / vhdl-axis-uart
UART to AXI Stream interface written in VHDL
☆16Updated 2 years ago
Alternatives and similar repositories for vhdl-axis-uart:
Users that are interested in vhdl-axis-uart are comparing it to the libraries listed below
- JESD204b modules in VHDL☆29Updated 5 years ago
- Common elements for FPGA Design (FIFOs, RAMs, etc.)☆33Updated last month
- Fixed-point math library with VHDL, Python and MATLAB support☆21Updated last month
- Fixed-point library with bittrue implementations in VHDL (for FPGA) and python (for simulation)☆23Updated 8 months ago
- JESD204B core for Migen/MiSoC☆36Updated 3 years ago
- Collection of all FPGA related PSI libraries in the correct folder strucutre. Each library is included as submodule.☆34Updated 11 months ago
- ☆33Updated last year
- Slides and lab instructions for the mastering MicroBlaze session☆35Updated 2 years ago
- ADC configurator to 7-series Xilinx FPGA (has parameters: NCHAN, SERDES MODE, SDR/DDR, DATA WIDTH, DEPTH and so on)☆12Updated 6 years ago
- DPLL for phase-locking to 1PPS signal☆31Updated 8 years ago
- An SPI to AXI4-lite bridge for easy interfacing of airhdl register banks with any microcontroller.☆49Updated last year
- Verilog Repository for GIT☆32Updated 3 years ago
- Extensible FPGA control platform☆59Updated last year
- File editor for the Xilinx AXI Traffic Generator IP☆16Updated 4 months ago
- Altium Designer libraries for ANSI/VITA 57 FPGA Mezzanine Card (FMC) Standard☆43Updated 3 years ago
- Verilog IP Cores & Tests☆13Updated 6 years ago
- Library of reusable VHDL components☆28Updated last year
- I2C Slave Interface (Vhdl)☆22Updated 3 years ago
- A fast high-resolution time-to-digital converter in the Red Pitaya Zynq-7010 SoC☆58Updated 3 years ago
- development interface mil-std-1553b for system on chip☆21Updated 7 years ago
- SERDES-based TDC core for Spartan-6☆18Updated 12 years ago
- Small footprint and configurable JESD204B core☆42Updated 2 months ago
- An FPGA-based 7-ENOB 600 MSample/s ADC without any External Components☆44Updated 3 years ago
- IP Cores that can be used within Vivado☆25Updated 3 years ago
- An open-source HDL register code generator fast enough to run in real time.☆59Updated this week
- This is a guide for bringing up custom ZYNQ boards. It covers test sequence, test method, common error situations and code and project th…☆67Updated 7 years ago
- A testbench for an axi lite custom IP☆23Updated 10 years ago
- VHDL PCIe Transceiver☆28Updated 4 years ago
- Dockerized FPGA toolchain experiments☆28Updated last year
- ☆30Updated 4 years ago