regymm / GenZView external linksLinks
The open-source Zynq 7000 BSP generator for openXC7
☆53Jan 21, 2025Updated last year
Alternatives and similar repositories for GenZ
Users that are interested in GenZ are comparing it to the libraries listed below
Sorting:
- Native Rust implementation of the FST waveform format from GTKWave.☆13Jan 20, 2026Updated 3 weeks ago
- Convenience script to install the nextpnr-xilinx toolchain for Kintex7, Artix7, Spartan7 and Zynq7☆92Jun 24, 2025Updated 7 months ago
- Easy SMT solver interaction☆34Feb 3, 2026Updated last week
- Demo projects for various Kintex FPGA boards☆65May 20, 2025Updated 8 months ago
- assorted library of utility cores for amaranth HDL☆102Sep 17, 2024Updated last year
- Read and write VCD (Value Change Dump) files in Rust☆45Feb 27, 2024Updated last year
- Software Defined Radio implementation of a Two Way Satellite Time and Frequency Transfer signal☆31Nov 25, 2025Updated 2 months ago
- ☆16Jan 25, 2026Updated 3 weeks ago
- a USB2 highspeed device core, written in amaranth HDL☆52Sep 17, 2024Updated last year
- An open-source custom cache generator.☆34Mar 14, 2024Updated last year
- Awesome projects using the Amaranth HDL☆19Feb 6, 2025Updated last year
- Use ECP5 JTAG port to interact with user design☆33Jul 23, 2021Updated 4 years ago
- Pmod™ Compatible USB ULPI PHY☆13Apr 30, 2022Updated 3 years ago
- LiteX development baseboards arround the SQRL Acorn.☆73Mar 17, 2025Updated 10 months ago
- BFM Tester for Chisel HDL☆14Nov 27, 2021Updated 4 years ago
- basic example of litex on colorLight 5A-75B based on fpga_101/lab004☆37Jan 11, 2023Updated 3 years ago
- command line tool for frequent amaranth HDL tasks (generate sources, show design)☆17Dec 27, 2021Updated 4 years ago
- User interface for inspecting and editing .vtil files based on Ultralight. (WIP)☆15Aug 19, 2020Updated 5 years ago
- SD device emulator from ProjectVault☆18Sep 24, 2019Updated 6 years ago
- Audio DSP on an FPGA using eurorack-pmod + LiteX with firmware in Rust.☆17Oct 7, 2025Updated 4 months ago
- RFCs for changes to the Amaranth language and standard components☆18Jan 26, 2026Updated 2 weeks ago
- Small 32-bit RISC-V CPU with a half-width datapath inspired by the 68000☆16Dec 21, 2023Updated 2 years ago
- UART to AXI Stream interface written in VHDL☆18Oct 20, 2022Updated 3 years ago
- Openfietsmap render style for Osmand☆15Apr 4, 2023Updated 2 years ago
- Bare metal on Digilent Zybo Z7-10 using standard Linux open source utilities☆16Oct 14, 2018Updated 7 years ago
- ☆20Sep 24, 2025Updated 4 months ago
- Nix flake for openXC7☆45Apr 3, 2025Updated 10 months ago
- ☆118Jan 22, 2023Updated 3 years ago
- Tool for updating the contents of BlockRAMs found in Xilinx 7 series bitstreams.☆19Feb 9, 2022Updated 4 years ago
- wellen: waveform datastructures in Rust. Fast VCD, FST and GHW parsing for waveform viewers.☆106Feb 7, 2026Updated last week
- Files for using dinit as system init on Void☆19Aug 25, 2024Updated last year
- Experimental flows using nextpnr for Xilinx devices☆253Oct 11, 2024Updated last year
- Siglent SDS1x0xX-E FPGA bitstreams☆45Dec 24, 2024Updated last year
- Tools to make life easier for PCB design with BGA's☆48May 7, 2020Updated 5 years ago
- Project Peppercorn - GateMate FPGA Bitstream Documentation☆32Feb 2, 2026Updated last week
- LiteX based FPGA gateware for Thunderscope.☆28Jan 4, 2026Updated last month
- GL0AM GPU Accelerated Gate Level Logic Simulator☆30Aug 21, 2025Updated 5 months ago
- OscillatorIMP ecosystem for the digital characterization of ultrastable oscillators and Software Defined Radio (SDR) frontend processing☆58Dec 3, 2025Updated 2 months ago
- LiteX based FPGA gateware for Thunderscope.☆28Feb 6, 2024Updated 2 years ago