regymm / GenZLinks
The open-source Zynq 7000 BSP generator for openXC7
☆43Updated 8 months ago
Alternatives and similar repositories for GenZ
Users that are interested in GenZ are comparing it to the libraries listed below
Sorting:
- assorted library of utility cores for amaranth HDL☆96Updated last year
- Mirror of https://codeberg.org/ECP5-PCIe/ECP5-PCIe☆99Updated 2 years ago
- User-friendly explanation of Yosys options☆113Updated 3 years ago
- Convenience script to install the nextpnr-xilinx toolchain for Kintex7, Artix7, Spartan7 and Zynq7☆89Updated 2 months ago
- Board definitions for Amaranth HDL☆118Updated 3 weeks ago
- VS Code based debugger for hardware designs in Amaranth or Verilog☆39Updated 9 months ago
- Miscellaneous ULX3S examples (advanced)☆78Updated 2 months ago
- I want to learn [n]Migen.☆42Updated 5 years ago
- Cyclone V bitstream reverse-engineering project☆126Updated last year
- System on Chip toolkit for Amaranth HDL☆92Updated 11 months ago
- Project Peppercorn - GateMate FPGA Bitstream Documentation☆25Updated last week
- 妖刀夢渡☆60Updated 6 years ago
- The ILA allows you to perform in-system debugging of your designs on the GateMate FPGA at runtime. All signals of your design inside the …☆54Updated 3 months ago
- A configurable and approachable tool for FPGA debugging and rapid prototyping.☆140Updated 5 months ago
- Tiny tips for Colorlight i5 FPGA board☆57Updated 4 years ago
- LiteX development baseboards arround the SQRL Acorn.☆69Updated 6 months ago
- Siglent SDS1x0xX-E FPGA bitstreams☆42Updated 8 months ago
- Ultimate ECP5 development board☆111Updated 6 years ago
- Documenting Lattice's 28nm FPGA parts☆144Updated last year
- Low-cost ECP5 FPGA development board☆79Updated 5 years ago
- Nitro USB FPGA core☆87Updated last year
- Nix flake for openXC7☆41Updated 5 months ago
- An experiment for building gateware for the axiom micro / beta using amaranth-hdl☆45Updated 3 months ago
- A demonstration showing how several components can be compsed to build a simulated spectrogram☆46Updated last year
- Small footprint and configurable embedded FPGA logic analyzer☆187Updated 3 months ago
- Use ECP5 JTAG port to interact with user design☆32Updated 4 years ago
- Spicing up the first and (no longer) the only EU FPGA chip with a flashy new board, loaded with a suite of engaging demos and examples =>…☆71Updated 3 weeks ago
- Programmer for the Lattice ECP5 series, making use of FTDI based adaptors☆91Updated 10 months ago
- Industry standard I/O for Amaranth HDL☆29Updated 11 months ago
- EVEREST: e-Versatile Research Stick for peoples☆36Updated 2 years ago