regymm / GenZLinks
The open-source Zynq 7000 BSP generator for openXC7
☆38Updated 5 months ago
Alternatives and similar repositories for GenZ
Users that are interested in GenZ are comparing it to the libraries listed below
Sorting:
- User-friendly explanation of Yosys options☆113Updated 3 years ago
- assorted library of utility cores for amaranth HDL☆93Updated 10 months ago
- Convenience script to install the nextpnr-xilinx toolchain for Kintex7, Artix7, Spartan7 and Zynq7☆85Updated 3 weeks ago
- Mirror of https://codeberg.org/ECP5-PCIe/ECP5-PCIe☆97Updated 2 years ago
- Board definitions for Amaranth HDL☆117Updated 3 months ago
- Ultimate ECP5 development board☆111Updated 6 years ago
- VS Code based debugger for hardware designs in Amaranth or Verilog☆39Updated 7 months ago
- Nix flake for openXC7☆40Updated 3 months ago
- System on Chip toolkit for Amaranth HDL☆92Updated 9 months ago
- Experimental flows using nextpnr for Xilinx devices☆49Updated last month
- LiteX development baseboards arround the SQRL Acorn.☆67Updated 4 months ago
- Spicing up the first and (no longer) the only EU FPGA chip with a flashy new board, loaded with a suite of engaging demos and examples =>…☆66Updated this week
- The Critical Path - a rambly FPGA blog☆49Updated 4 years ago
- Project Peppercorn - GateMate FPGA Bitstream Documentation☆23Updated this week
- Cyclone V bitstream reverse-engineering project☆125Updated last year
- A demonstration showing how several components can be compsed to build a simulated spectrogram☆46Updated last year
- Nitro USB FPGA core☆86Updated last year
- I want to learn [n]Migen.☆42Updated 5 years ago
- A configurable and approachable tool for FPGA debugging and rapid prototyping.☆138Updated 3 months ago
- RISC-V Processor written in Amaranth HDL☆38Updated 3 years ago
- An experiment for building gateware for the axiom micro / beta using amaranth-hdl☆43Updated last month
- 妖刀夢渡☆59Updated 6 years ago
- Small footprint and configurable embedded FPGA logic analyzer☆184Updated last month
- New clean hdmi implementation for ulx3s, icestick, icoboard, arty7, colorlight i5 and blackicemx! With tmds encoding hacked down from dvi…☆98Updated last year
- An FPGA reverse engineering and documentation project☆49Updated this week
- Another size-optimized RISC-V CPU for your consideration.☆58Updated this week
- PCIe Endpoint on Xilinx 7-Series FPGAs with the PCIE_2_1 hard block and GTP transceivers☆47Updated 2 months ago
- Programmer for the Lattice ECP5 series, making use of FTDI based adaptors☆91Updated 8 months ago
- Miscellaneous ULX3S examples (advanced)☆78Updated 3 weeks ago
- a noodly Amaranth HDL-wrapper for FPGA SerDes' presenting a PIPE PHY interface☆31Updated 3 years ago