Alternatives and similar repositories for GenZ:

Users that are interested in GenZ are comparing it to the libraries listed below

• amaranth-lang / amaranth-stdio
  Industry standard I/O for Amaranth HDL
  ☆27Updated 3 months ago
• kbob / nmigen-examples
  I want to learn [n]Migen.
  ☆40Updated 4 years ago
• swetland / os-workshop
  Some materials and sample source for RV32 OS projects.
  ☆21Updated 2 years ago
• hamsternz / MMCM_GPSDO
  An all-digital GPS disciplined oscillator using MMCM phase shift.
  ☆27Updated 2 years ago
• kazkojima / lunauac2-pdm
  A LiteX module implementing a USB UAC2 module with simple PDM in/out
  ☆14Updated 2 years ago
• greatscottgadgets / bucatini
  a noodly Amaranth HDL-wrapper for FPGA SerDes' presenting a PIPE PHY interface
  ☆32Updated 3 years ago
• openXC7 / toolchain-installer
  Convenience script to install the nextpnr-xilinx toolchain for Kintex7, Artix7, Spartan7 and Zynq7
  ☆64Updated 6 months ago
• lawrie / ulx3s_bit_streams
  Bit streams forthe Ulx3s ECP5 device
  ☆16Updated last year
• f32c / tools
  ULX2S / ULX3S FPGA JTAG programmer & tools (Lattice XP2 / ECP5)
  ☆22Updated 2 months ago
• kbeckmann / pergola_projects
  My pergola FPGA projects
  ☆30Updated 3 years ago
• defparam / PCI2Nano-PCB
  An FPGA/PCI Device Reference Platform
  ☆28Updated 4 years ago
• amaranth-lang / rtl-debugger
  VS Code based debugger for hardware designs in Amaranth or Verilog
  ☆35Updated last month
• enjoy-digital / litex_rp2040_pmod_test
  Test of a RP2040 PMOD attached to a LiteX SoC.
  ☆25Updated last year
• whitequark / Yumewatari
  妖刀夢渡
  ☆59Updated 5 years ago
• meriac / OpenXC7-LiteX
  Container for compiling LiteX HDL FPGA designs using the free OpenXC7 tool chain and GitHub code spaces
  ☆25Updated last year
• enjoy-digital / liteiclink
  Small footprint and configurable Inter-Chip communication cores
  ☆54Updated last week
• enjoy-digital / xtrx_julia
  XTRX LiteX/LitePCIe based design for Julia Computing
  ☆25Updated 10 months ago
• daveshah1 / prjtrellis-dvi
  DVI video out example for prjtrellis
  ☆16Updated 5 years ago
• tomverbeure / cxxrtl_eval
  Experiments with Yosys cxxrtl backend
  ☆47Updated this week
• jevinskie / liteluna
  LiteX LUNA USB stack integration
  ☆14Updated 2 years ago
• tomverbeure / intel_jtag_primitive_blog
  How to use the Intel JTAG primitive without using virtual JTAG
  ☆16Updated 3 years ago
• tongchen126 / fpga_pcie_ethernet
  ☆15Updated 2 years ago
• htfab / rotfpga
  A reconfigurable logic circuit made of identical rotatable tiles.
  ☆20Updated 3 years ago
• butterstick-fpga / butterstick-bootloader
  LiteX project for the ButterStick bootloader
  ☆13Updated last year
• amaranth-lang / rfcs
  RFCs for changes to the Amaranth language and standard components
  ☆17Updated 4 months ago
• chipmuenk / dsp_nmigen
  DSP Blocks for the nMigen (Python) Toolbox
  ☆10Updated 4 years ago
• adamgreig / daqnet
  ☆63Updated 4 years ago
• enjoy-digital / litex-acorn-baseboard
  LiteX development baseboards arround the SQRL Acorn.
  ☆57Updated 9 months ago
• wyvernSemi / usbModel
  USB virtual model in C++ for Verilog
  ☆28Updated 3 months ago