BrightAI B.V. open sources its Blackwire RTL FPGA smartNIC implementation of WireGuard
☆65Aug 21, 2023Updated 3 years ago
Alternatives and similar repositories for BrightAI-Blackwire
Users that are interested in BrightAI-Blackwire are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- RTL implementation of the ethernet physical layer PCS for 10GBASE-R and 40GBASE-R.☆42Jan 2, 2024Updated 2 years ago
- Rust runtime crate for Fomu☆11Aug 4, 2020Updated 6 years ago
- ☆15Dec 1, 2022Updated 3 years ago
- The first-ever opensource soft core for PCIE EndPoint. Without vendor-locked HMs for Data Link, Transaction, Application layers. With sta…☆115Updated this week
- Drawio => VHDL and Verilog☆62Oct 15, 2023Updated 3 years ago
- Proton VPN Special Offer - Get 70% off • AdSpecial partner offer. Trusted by over 100 million users worldwide. Tested, Approved and Recommended by Experts.
- Tcl examples repository designed primarily for use with the latest version of the Libero® SoC Design Suite.☆11Jul 18, 2024Updated 2 years ago
- USB virtual model in C++, co-simulating with Verilog, SystemVerilog and VHDL☆36Oct 15, 2024Updated 2 years ago
- ☆11Nov 17, 2025Updated 11 months ago
- PCIe stack written in Amaranth.☆18Apr 27, 2026Updated 6 months ago
- Open-source CSI-2 receiver for Xilinx UltraScale parts☆38Jul 10, 2019Updated 7 years ago
- Full-throttle, wire-speed hardware implementation of Wireguard VPN, using low-cost Artix7 FPGA with opensource toolchain. If you seek sec…☆1,378Updated this week
- An Open-source FPGA IP Generator☆1,166Updated this week
- Blackwire SpinalHDL components implementing WireGuard primitives☆16Aug 16, 2023Updated 3 years ago
- SOFA (Skywater Opensource FPGAs) based on Skywater 130nm PDK and OpenFPGA☆155Mar 17, 2023Updated 3 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- Workshop on Open-Source EDA Technology (WOSET)☆50Nov 18, 2024Updated last year
- Space CACD☆11Oct 16, 2019Updated 7 years ago
- ☆14Jan 21, 2026Updated 9 months ago
- ☆16Jan 25, 2026Updated 9 months ago
- Wavious DDR (WDDR) Physical interface (PHY) Hardware☆149Jul 22, 2021Updated 5 years ago
- AMD OpenNIC Project Overview☆348Dec 20, 2022Updated 3 years ago
- This repository is the GF180MCU port of Caravel. For more information about Caravel, see the original repo at https://github.com/efables…☆12Dec 6, 2023Updated 2 years ago
- This repository is a subset of UVVM with Utility library and BFMs, and is intended as a UVVM starting platform for thos who only need the…☆24Updated this week
- The ILA allows you to perform in-system debugging of your designs on the GateMate FPGA at runtime. All signals of your design inside the …☆66Nov 14, 2025Updated 11 months ago
- End-to-end encrypted cloud storage - Proton Drive • AdSpecial offer: 40% Off Yearly / 80% Off First Month. Protect your most important files, photos, and documents from prying eyes.
- Development area for another repo: Learn_Bluespec_and_RISCV_Design☆13Jun 28, 2026Updated 4 months ago
- FPGA1394 V3 PCB Design☆14Feb 24, 2025Updated last year
- High speed C/C++ based behavioural VHDL/Verilog co-simulation memory model☆35Feb 2, 2026Updated 9 months ago
- Unofficial gnuk mirror of http://www.fsij.org/category/gnuk.html☆11Aug 20, 2018Updated 8 years ago
- Solving Sudokus using open source formal verification tools☆18Aug 16, 2022Updated 4 years ago
- SystemVerilog Linter based on pyslang☆34May 5, 2025Updated last year
- Flip flop setup, hold & metastability explorer tool☆52Jul 12, 2026Updated 3 months ago
- ☆17Apr 7, 2026Updated 6 months ago
- IO and periphery cells for the GF180MCU provided by GlobalFoundries.☆14Dec 3, 2022Updated 3 years ago
- Deploy open-source AI quickly and easily - Special Bonus Offer • AdRunpod Hub is built for open source. One-click deployment and autoscaling endpoints without provisioning your own infrastructure.
- A plugin for Ghidra for automatic analysis of the binding of individual registers and their layouts.☆17Dec 18, 2025Updated 10 months ago
- Temporary repo to gather information about the Kria KV260 board☆84Aug 19, 2021Updated 5 years ago
- Board and connector definition files for nMigen☆30Sep 22, 2020Updated 6 years ago
- ☆10Jan 22, 2026Updated 9 months ago
- SpinalHDL components for Corundum Ethernet☆15Aug 16, 2023Updated 3 years ago
- A demonstration showing how several components can be compsed to build a simulated spectrogram☆48Apr 15, 2024Updated 2 years ago
- ☆21Jan 4, 2020Updated 6 years ago