BrightAI B.V. open sources its Blackwire RTL FPGA smartNIC implementation of WireGuard
☆64Aug 21, 2023Updated 2 years ago
Alternatives and similar repositories for BrightAI-Blackwire
Users that are interested in BrightAI-Blackwire are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- The first-ever opensource soft core for PCIE EndPoint. Without vendor-locked HMs for Data Link, Transaction, Application layers. With sta…☆75May 26, 2026Updated 2 weeks ago
- USB virtual model in C++, co-simulating with Verilog, SystemVerilog and VHDL☆33Oct 15, 2024Updated last year
- ☆15Dec 1, 2022Updated 3 years ago
- Tcl examples repository designed primarily for use with the latest version of the Libero® SoC Design Suite.☆11Jul 18, 2024Updated last year
- ☆11Nov 17, 2025Updated 6 months ago
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- Open-source CSI-2 receiver for Xilinx UltraScale parts☆37Jul 10, 2019Updated 6 years ago
- ☆15Jan 25, 2026Updated 4 months ago
- The ILA allows you to perform in-system debugging of your designs on the GateMate FPGA at runtime. All signals of your design inside the …☆65Nov 14, 2025Updated 6 months ago
- Workshop on Open-Source EDA Technology (WOSET)☆50Nov 18, 2024Updated last year
- Development area for another repo: Learn_Bluespec_and_RISCV_Design☆13Nov 10, 2025Updated 6 months ago
- ☆18Jan 4, 2020Updated 6 years ago
- Space CACD☆11Oct 16, 2019Updated 6 years ago
- Solving Sudokus using open source formal verification tools☆18Aug 16, 2022Updated 3 years ago
- Library of FPGA architectures☆33Apr 13, 2026Updated last month
- Proton VPN Special Offer - Get 70% off • AdSpecial partner offer. Trusted by over 100 million users worldwide. Tested, Approved and Recommended by Experts.
- SpinalHDL components for Corundum Ethernet☆15Aug 16, 2023Updated 2 years ago
- Temporary repo to gather information about the Kria KV260 board☆81Aug 19, 2021Updated 4 years ago
- SOFA (Skywater Opensource FPGAs) based on Skywater 130nm PDK and OpenFPGA☆152Mar 17, 2023Updated 3 years ago
- Documentation for the 2025 IEEE SSCS Chipathon Track on MOSbius☆17Sep 6, 2025Updated 9 months ago
- Elements Software Development Kit☆13Jan 8, 2026Updated 5 months ago
- Alliance VLSI CAD Tools (LIP6)☆23Dec 11, 2025Updated 5 months ago
- Create fast and efficient standard cell based adders, multipliers and multiply-adders.☆123Sep 20, 2023Updated 2 years ago
- Read out firmware of some STM32 parts☆14Jul 20, 2025Updated 10 months ago
- SystemVerilog Linter based on pyslang☆33May 5, 2025Updated last year
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Board and connector definition files for nMigen☆30Sep 22, 2020Updated 5 years ago
- Project Peppercorn GateMate Test Cases☆16Feb 25, 2026Updated 3 months ago
- Constraint files for Hardware Description Language (HDL) designs targeting FPGA boards☆48Feb 12, 2026Updated 3 months ago
- An SPI to AXI4-lite bridge for easy interfacing of airhdl register banks with any microcontroller.☆55Dec 6, 2023Updated 2 years ago
- A Verilog Synthesis Regression Test☆38Jan 19, 2026Updated 4 months ago
- AMD OpenNIC Project Overview☆328Dec 20, 2022Updated 3 years ago
- A demonstration showing how several components can be compsed to build a simulated spectrogram☆47Apr 15, 2024Updated 2 years ago
- ☆47Jun 4, 2023Updated 3 years ago
- Developed with the aim of providing engineers and designers with a centralized resource, this repository serves as a valuable reference f…☆72Apr 14, 2024Updated 2 years ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- RTL implementation of the ethernet physical layer PCS for 10GBASE-R and 40GBASE-R.☆37Jan 2, 2024Updated 2 years ago
- Characterizer☆37May 26, 2026Updated 2 weeks ago
- USB Full-Speed core written in migen/LiteX☆12Sep 19, 2019Updated 6 years ago
- Carrier for efabless Caravel chip used for Google/Skywater 130nm shuttle program.☆18Sep 24, 2021Updated 4 years ago
- A modern schematic entry and simulation program☆94Updated this week
- A usable language reference for VHDL that is concise, direct, and easy to understand.☆26Apr 8, 2026Updated 2 months ago
- Project 1.1 Simulate a Skywater 130nm standard cell using ngspice☆14Jul 18, 2025Updated 10 months ago