FPGA-House-AG / BrightAI-Blackwire
BrightAI B.V. open sources its Blackwire RTL FPGA smartNIC implementation of WireGuard
☆47Updated last year
Alternatives and similar repositories for BrightAI-Blackwire:
Users that are interested in BrightAI-Blackwire are comparing it to the libraries listed below
- Proposed RISC-V Composable Custom Extensions Specification☆69Updated 11 months ago
- Python/C/RTL cosimulation with Xilinx's xsim simulator☆65Updated 7 months ago
- Python script to transform a VCD file to wavedrom format☆75Updated 2 years ago
- RISC-V Nox core☆62Updated last month
- Bitstream relocation and manipulation tool.☆44Updated 2 years ago
- Spicing up the first and (no longer) the only EU FPGA chip with a flashy new board, loaded with a suite of engaging demos and examples =>…☆61Updated last week
- tools to help make the most of the limited space we have on the Google sponsored Efabless shuttles☆35Updated 2 years ago
- FPGA250 aboard the eFabless Caravel☆29Updated 4 years ago
- FuseSoC standard core library☆133Updated 3 weeks ago
- Plugins for Yosys developed as part of the F4PGA project.☆83Updated 11 months ago
- Quick'n'dirty FuseSoC+cocotb example☆18Updated 4 months ago
- Announcements related to Verilator☆39Updated 4 years ago
- A SystemVerilog source file pickler.☆56Updated 6 months ago
- ☆59Updated 3 years ago
- Open Source Verification Bundle for VHDL and System Verilog☆45Updated last year
- ChipScoPy (ChipScope Python API) is an open source Python API to the various ChipScope services provided by the TCF-based (Target Communi…☆54Updated 2 months ago
- A Python package for generating HDL wrappers and top modules for HDL sources☆32Updated last month
- An open-source HDL register code generator fast enough to run in real time.☆60Updated last week
- ☆36Updated 2 years ago
- The CORE-V CVA5 is an Application class 5-stage RISC-V CPU specifically targetting FPGA implementations.☆95Updated last month
- Extensible FPGA control platform☆59Updated last year
- The ILA allows you to perform in-system debugging of your designs on the GateMate FPGA at runtime. All signals of your design inside the …☆50Updated 3 months ago
- RISCV model for Verilator/FPGA targets☆51Updated 5 years ago
- Spen's Official OpenOCD Mirror☆49Updated last month
- FPGA reference design for the the Swerv EH1 Core☆71Updated 5 years ago
- FPGA and Digital ASIC Build System☆74Updated last week
- Create fast and efficient standard cell based adders, multipliers and multiply-adders.☆113Updated last year
- FPGA IP cores for the Antikernel OS, intended to be included as a submodule in SoC integrations☆62Updated 2 weeks ago
- FPGA tool performance profiling☆102Updated last year
- ☆77Updated last year