FPGA-House-AG / BrightAI-Blackwire
BrightAI B.V. open sources its Blackwire RTL FPGA smartNIC implementation of WireGuard
☆45Updated last year
Related projects ⓘ
Alternatives and complementary repositories for BrightAI-Blackwire
- Proposed RISC-V Composable Custom Extensions Specification☆67Updated 6 months ago
- The ILA allows you to perform in-system debugging of your designs on the GateMate FPGA at runtime. All signals of your design inside the …☆48Updated last week
- FPGA250 aboard the eFabless Caravel☆27Updated 3 years ago
- Spicing up the first and only EU FPGA chip with a flashy new board, loaded with a suite of engaging demos and examples. https://www.chil…☆46Updated 3 weeks ago
- The CORE-V CVA5 is an Application class 5-stage RISC-V CPU specifically targetting FPGA implementations.☆63Updated 7 months ago
- RISC-V Nox core☆61Updated 3 months ago
- Python/C/RTL cosimulation with Xilinx's xsim simulator☆64Updated 2 months ago
- Bitstream relocation and manipulation tool.☆40Updated last year
- FuseSoC standard core library☆115Updated last month
- Create fast and efficient standard cell based adders, multipliers and multiply-adders.☆110Updated last year
- ☆57Updated 3 years ago
- Virtual development board for HDL design☆39Updated last year
- Quick'n'dirty FuseSoC+cocotb example☆17Updated 5 months ago
- ChipScoPy (ChipScope Python API) is an open source Python API to the various ChipScope services provided by the TCF-based (Target Communi…☆47Updated this week
- ☆39Updated 4 years ago
- Naive Educational RISC V processor☆74Updated last month
- ☆36Updated 2 years ago
- Wavious DDR (WDDR) Physical interface (PHY) Hardware☆98Updated 3 years ago
- Virtual processor co-simulation element for Verilog, VHDL and SystemVerilog environments☆47Updated this week
- ☆76Updated 8 months ago
- Spen's Official OpenOCD Mirror☆48Updated 8 months ago
- Open Source Verification Bundle for VHDL and System Verilog☆40Updated 10 months ago
- Antmicro's fast, vendor-neutral DMA IP in Chisel☆110Updated 4 months ago
- Python interface to FPGA interchange format☆41Updated 2 years ago
- Extensible FPGA control platform☆54Updated last year
- Building and deploying container images for open source electronic design automation (EDA)☆107Updated last month
- A mixed-criticality platform built around Cheshire, with a number of safety/security and predictability features. Ready-to-use FPGA flow …☆73Updated last week
- SpinalHDL based, FPGA Suitable RTL Implementation of RISC-V RV32. Aligned with RISC-V Virtual Prototype☆42Updated 3 weeks ago
- A simple DDR3 memory controller☆51Updated last year
- LunaPnR is a place and router for integrated circuits☆44Updated this week