FPGA-House-AG / BrightAI-BlackwireLinks
BrightAI B.V. open sources its Blackwire RTL FPGA smartNIC implementation of WireGuard
☆48Updated last year
Alternatives and similar repositories for BrightAI-Blackwire
Users that are interested in BrightAI-Blackwire are comparing it to the libraries listed below
Sorting:
- A Python package for generating HDL wrappers and top modules for HDL sources☆33Updated 3 weeks ago
- The ILA allows you to perform in-system debugging of your designs on the GateMate FPGA at runtime. All signals of your design inside the …☆51Updated last week
- Spicing up the first and (no longer) the only EU FPGA chip with a flashy new board, loaded with a suite of engaging demos and examples =>…☆63Updated last week
- Quick'n'dirty FuseSoC+cocotb example☆18Updated 6 months ago
- RISC-V Nox core☆62Updated 2 months ago
- Python/C/RTL cosimulation with Xilinx's xsim simulator☆68Updated 9 months ago
- Bitstream relocation and manipulation tool.☆46Updated 2 years ago
- Proposed RISC-V Composable Custom Extensions Specification☆71Updated last year
- ☆59Updated 3 years ago
- An open-source HDL register code generator fast enough to run in real time.☆68Updated this week
- tools to help make the most of the limited space we have on the Google sponsored Efabless shuttles☆36Updated 2 years ago
- Open Source Verification Bundle for VHDL and System Verilog☆45Updated last year
- ChipScoPy (ChipScope Python API) is an open source Python API to the various ChipScope services provided by the TCF-based (Target Communi…☆55Updated this week
- Python script to transform a VCD file to wavedrom format☆77Updated 2 years ago
- An example project which uses many of the ideas and features of the hVHDL libraries like fixed and floating point math modules and has bu…☆28Updated 4 months ago
- Specification of the Wishbone SoC Interconnect Architecture☆45Updated 3 years ago
- ☆34Updated 4 years ago
- Spen's Official OpenOCD Mirror☆50Updated 2 months ago
- ☆36Updated 2 years ago
- Virtual processor co-simulation element for Verilog, VHDL and SystemVerilog environments☆60Updated last week
- LunaPnR is a place and router for integrated circuits☆46Updated 6 months ago
- FPGA250 aboard the eFabless Caravel☆29Updated 4 years ago
- Extensible FPGA control platform☆62Updated 2 years ago
- SystemVerilog Linter based on pyslang☆30Updated last month
- Virtual development board for HDL design☆42Updated 2 years ago
- FPGA reference design for the the Swerv EH1 Core☆71Updated 5 years ago
- SpinalHDL based, FPGA Suitable RTL Implementation of RISC-V RV32. Aligned with RISC-V Virtual Prototype☆47Updated 7 months ago
- FPGA IP cores for the Antikernel OS, intended to be included as a submodule in SoC integrations☆64Updated last week
- UART models for cocotb☆29Updated 2 years ago
- Open FPGA Modules☆23Updated 7 months ago