BrightAI B.V. open sources its Blackwire RTL FPGA smartNIC implementation of WireGuard
☆65Aug 21, 2023Updated 2 years ago
Alternatives and similar repositories for BrightAI-Blackwire
Users that are interested in BrightAI-Blackwire are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- The first-ever opensource soft core for PCIE EndPoint. Without vendor-locked HMs for Data Link, Transaction, Application layers. With sta…☆77Jul 11, 2026Updated last week
- Datanlord's RDMA nic driver☆12Sep 12, 2024Updated last year
- ☆15Dec 1, 2022Updated 3 years ago
- Tcl examples repository designed primarily for use with the latest version of the Libero® SoC Design Suite.☆11Jul 18, 2024Updated 2 years ago
- RTL implementation of the ethernet physical layer PCS for 10GBASE-R and 40GBASE-R.☆38Jan 2, 2024Updated 2 years ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- USB virtual model in C++, co-simulating with Verilog, SystemVerilog and VHDL☆35Oct 15, 2024Updated last year
- ☆11Nov 17, 2025Updated 8 months ago
- Open-source CSI-2 receiver for Xilinx UltraScale parts☆37Jul 10, 2019Updated 7 years ago
- PCIe stack written in Amaranth.☆17Apr 27, 2026Updated 2 months ago
- Full-throttle, wire-speed hardware implementation of Wireguard VPN, using low-cost Artix7 FPGA with opensource toolchain. If you seek sec…☆1,333Updated this week
- ☆16Jan 25, 2026Updated 5 months ago
- Blackwire SpinalHDL components implementing WireGuard primitives☆16Aug 16, 2023Updated 2 years ago
- The ILA allows you to perform in-system debugging of your designs on the GateMate FPGA at runtime. All signals of your design inside the …☆65Nov 14, 2025Updated 8 months ago
- Verilator open-source SystemVerilog simulator and lint system☆25Updated this week
- Open source password manager - Proton Pass • AdSecurely store, share, and autofill your credentials with Proton Pass, the end-to-end encrypted password manager trusted by millions.
- Workshop on Open-Source EDA Technology (WOSET)☆50Nov 18, 2024Updated last year
- ☆19Jan 4, 2020Updated 6 years ago
- Development area for another repo: Learn_Bluespec_and_RISCV_Design☆13Jun 28, 2026Updated 3 weeks ago
- Space CACD☆11Oct 16, 2019Updated 6 years ago
- SystemVerilog Linter based on pyslang☆33May 5, 2025Updated last year
- Class projects for High-Frequency Trading Technologies at the University of Notre Dame☆37May 29, 2026Updated last month
- Solving Sudokus using open source formal verification tools☆18Aug 16, 2022Updated 3 years ago
- Drawio => VHDL and Verilog☆62Oct 15, 2023Updated 2 years ago
- Temporary repo to gather information about the Kria KV260 board☆82Aug 19, 2021Updated 4 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- An Open-source FPGA IP Generator☆1,126Updated this week
- ☆16Apr 7, 2026Updated 3 months ago
- High speed C/C++ based behavioural VHDL/Verilog co-simulation memory model☆34Feb 2, 2026Updated 5 months ago
- Elements Software Development Kit☆13Jan 8, 2026Updated 6 months ago
- SOFA (Skywater Opensource FPGAs) based on Skywater 130nm PDK and OpenFPGA☆156Mar 17, 2023Updated 3 years ago
- SpinalHDL components for Corundum Ethernet☆15Aug 16, 2023Updated 2 years ago
- Create fast and efficient standard cell based adders, multipliers and multiply-adders.☆124Sep 20, 2023Updated 2 years ago
- Read out firmware of some STM32 parts☆15Jul 20, 2025Updated last year
- Project Peppercorn GateMate Test Cases☆17Feb 25, 2026Updated 4 months ago
- Serverless GPU API endpoints on Runpod - Get Bonus Credits • AdSkip the infrastructure headaches. Auto-scaling, pay-as-you-go, no-ops approach lets you focus on innovating your application.
- An SPI to AXI4-lite bridge for easy interfacing of airhdl register banks with any microcontroller.☆55Dec 6, 2023Updated 2 years ago
- Board and connector definition files for nMigen☆30Sep 22, 2020Updated 5 years ago
- A plugin for Ghidra for automatic analysis of the binding of individual registers and their layouts.☆17Dec 18, 2025Updated 7 months ago
- Log file scanner used with EDA tools to classify errors and warnings☆13Nov 14, 2022Updated 3 years ago
- A demonstration showing how several components can be compsed to build a simulated spectrogram☆47Apr 15, 2024Updated 2 years ago
- Constraint files for Hardware Description Language (HDL) designs targeting FPGA boards☆48Feb 12, 2026Updated 5 months ago
- A Verilog Synthesis Regression Test☆39Jan 19, 2026Updated 6 months ago