FPGA-House-AG / BrightAI-BlackwireView external linksLinks
BrightAI B.V. open sources its Blackwire RTL FPGA smartNIC implementation of WireGuard
☆61Aug 21, 2023Updated 2 years ago
Alternatives and similar repositories for BrightAI-Blackwire
Users that are interested in BrightAI-Blackwire are comparing it to the libraries listed below
Sorting:
- The first-ever opensource soft core for PCIE EndPoint. Without vendor-locked HMs for Data Link, Transaction, Application layers. With sta…☆57Updated this week
- USB virtual model in C++, co-simulating with Verilog, SystemVerilog and VHDL☆32Oct 15, 2024Updated last year
- Library of FPGA architectures☆30Jan 6, 2026Updated last month
- Open-source CSI-2 receiver for Xilinx UltraScale parts☆37Jul 10, 2019Updated 6 years ago
- ☆11Nov 17, 2025Updated 2 months ago
- Read out firmware of some STM32 parts☆12Jul 20, 2025Updated 6 months ago
- Alliance VLSI CAD Tools (LIP6)☆19Dec 11, 2025Updated 2 months ago
- Tcl examples repository designed primarily for use with the latest version of the Libero® SoC Design Suite.☆11Jul 18, 2024Updated last year
- Space CACD☆11Oct 16, 2019Updated 6 years ago
- Elements Software Development Kit☆13Jan 8, 2026Updated last month
- SOFA (Skywater Opensource FPGAs) based on Skywater 130nm PDK and OpenFPGA☆147Mar 17, 2023Updated 2 years ago
- Create fast and efficient standard cell based adders, multipliers and multiply-adders.☆120Sep 20, 2023Updated 2 years ago
- ☆16Jan 25, 2026Updated 3 weeks ago
- SystemVerilog Linter based on pyslang☆31May 5, 2025Updated 9 months ago
- The ILA allows you to perform in-system debugging of your designs on the GateMate FPGA at runtime. All signals of your design inside the …☆59Nov 14, 2025Updated 3 months ago
- Development area for another repo: Learn_Bluespec_and_RISCV_Design☆13Nov 10, 2025Updated 3 months ago
- ☆15Dec 1, 2022Updated 3 years ago
- Characterizer☆31Nov 19, 2025Updated 2 months ago
- USB Full-Speed core written in migen/LiteX☆12Sep 19, 2019Updated 6 years ago
- Developed with the aim of providing engineers and designers with a centralized resource, this repository serves as a valuable reference f…☆67Apr 14, 2024Updated last year
- USB 2.0 Device IP core using Migen with out-of-box AXI Slave Interface☆13Oct 24, 2017Updated 8 years ago
- Board and connector definition files for nMigen☆30Sep 22, 2020Updated 5 years ago
- A Verilog Synthesis Regression Test☆37Jan 19, 2026Updated 3 weeks ago
- Temporary repo to gather information about the Kria KV260 board☆76Aug 19, 2021Updated 4 years ago
- ☆16Jan 4, 2020Updated 6 years ago
- Notes on/tools for/new firmware for (?) a PDC002 USB PD cable☆17Apr 8, 2021Updated 4 years ago
- ☆15Oct 24, 2019Updated 6 years ago
- Project 1.1 Simulate a Skywater 130nm standard cell using ngspice☆14Jul 18, 2025Updated 6 months ago
- Wavious DDR (WDDR) Physical interface (PHY) Hardware☆122Jul 22, 2021Updated 4 years ago
- AMD OpenNIC Project Overview☆303Dec 20, 2022Updated 3 years ago
- Constraint files for Hardware Description Language (HDL) designs targeting FPGA boards☆47Updated this week
- Collection of test cases for Yosys☆17Jan 4, 2022Updated 4 years ago
- Benchmarks for Yosys development☆24Feb 17, 2020Updated 5 years ago
- SPI flash MITM and emulation (QSPI is a WIP)☆20Jan 27, 2022Updated 4 years ago
- Orbtrace & supporting hardware circuit diagrams etc.☆22Oct 11, 2023Updated 2 years ago
- Solving Sudokus using open source formal verification tools☆18Aug 16, 2022Updated 3 years ago
- An Open-source FPGA IP Generator☆1,047Feb 8, 2026Updated last week
- This store contains Configurable Example Designs.☆51Jan 28, 2026Updated 2 weeks ago
- A modern schematic entry and simulation program☆84Feb 5, 2026Updated last week