BrightAI B.V. open sources its Blackwire RTL FPGA smartNIC implementation of WireGuard
☆65Aug 21, 2023Updated 3 years ago
Alternatives and similar repositories for BrightAI-Blackwire
Users that are interested in BrightAI-Blackwire are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- The first-ever opensource soft core for PCIE EndPoint. Without vendor-locked HMs for Data Link, Transaction, Application layers. With sta…☆96Updated this week
- Datanlord's RDMA nic driver☆12Sep 12, 2024Updated 2 years ago
- ☆15Dec 1, 2022Updated 3 years ago
- Tcl examples repository designed primarily for use with the latest version of the Libero® SoC Design Suite.☆11Jul 18, 2024Updated 2 years ago
- RTL implementation of the ethernet physical layer PCS for 10GBASE-R and 40GBASE-R.☆39Jan 2, 2024Updated 2 years ago
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- USB virtual model in C++, co-simulating with Verilog, SystemVerilog and VHDL☆35Oct 15, 2024Updated last year
- ☆11Nov 17, 2025Updated 10 months ago
- Open-source CSI-2 receiver for Xilinx UltraScale parts☆38Jul 10, 2019Updated 7 years ago
- PCIe stack written in Amaranth.☆18Apr 27, 2026Updated 5 months ago
- Full-throttle, wire-speed hardware implementation of Wireguard VPN, using low-cost Artix7 FPGA with opensource toolchain. If you seek sec…☆1,365Updated this week
- ☆16Jan 25, 2026Updated 8 months ago
- Blackwire SpinalHDL components implementing WireGuard primitives☆16Aug 16, 2023Updated 3 years ago
- The ILA allows you to perform in-system debugging of your designs on the GateMate FPGA at runtime. All signals of your design inside the …☆66Nov 14, 2025Updated 10 months ago
- Workshop on Open-Source EDA Technology (WOSET)☆50Nov 18, 2024Updated last year
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- ☆21Jan 4, 2020Updated 6 years ago
- Development area for another repo: Learn_Bluespec_and_RISCV_Design☆13Jun 28, 2026Updated 3 months ago
- Space CACD☆11Oct 16, 2019Updated 6 years ago
- SystemVerilog Linter based on pyslang☆33May 5, 2025Updated last year
- Class projects for High-Frequency Trading Technologies at the University of Notre Dame☆37May 29, 2026Updated 4 months ago
- Drawio => VHDL and Verilog☆62Oct 15, 2023Updated 2 years ago
- Solving Sudokus using open source formal verification tools☆18Aug 16, 2022Updated 4 years ago
- Temporary repo to gather information about the Kria KV260 board☆84Aug 19, 2021Updated 5 years ago
- An Open-source FPGA IP Generator☆1,159Updated this week
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- ☆17Apr 7, 2026Updated 6 months ago
- High speed C/C++ based behavioural VHDL/Verilog co-simulation memory model☆35Feb 2, 2026Updated 8 months ago
- Elements Software Development Kit☆13Jan 8, 2026Updated 9 months ago
- SOFA (Skywater Opensource FPGAs) based on Skywater 130nm PDK and OpenFPGA☆155Mar 17, 2023Updated 3 years ago
- SpinalHDL components for Corundum Ethernet☆15Aug 16, 2023Updated 3 years ago
- Create fast and efficient standard cell based adders, multipliers and multiply-adders.☆124Sep 20, 2023Updated 3 years ago
- An SPI to AXI4-lite bridge for easy interfacing of airhdl register banks with any microcontroller.☆56Dec 6, 2023Updated 2 years ago
- Board and connector definition files for nMigen☆30Sep 22, 2020Updated 6 years ago
- A plugin for Ghidra for automatic analysis of the binding of individual registers and their layouts.☆17Dec 18, 2025Updated 9 months ago
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- Log file scanner used with EDA tools to classify errors and warnings☆13Nov 14, 2022Updated 3 years ago
- A demonstration showing how several components can be compsed to build a simulated spectrogram☆48Apr 15, 2024Updated 2 years ago
- A Verilog Synthesis Regression Test☆40Jan 19, 2026Updated 8 months ago
- ☆48Jun 4, 2023Updated 3 years ago
- Convenience script to install the nextpnr-xilinx toolchain for Kintex7, Artix7, Spartan7 and Zynq7☆120Sep 30, 2026Updated last week
- AMD OpenNIC Project Overview☆347Dec 20, 2022Updated 3 years ago
- ☆23Apr 2, 2023Updated 3 years ago