A truly opensource camera serial interface. No frills. No backdoors that compromise security. Outstanding signal integrity. Hi-rez video pipeline with remote connectivity. For Sony, Series7 & open FPGA makers on limited budget. Augments openXC7 CI/CD, challenging its timing-savvy. Promotes the lesser-known EU boards.
☆89May 8, 2026Updated 2 months ago
Alternatives and similar repositories for openeye-CamSI
Users that are interested in openeye-CamSI are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Digital systems are clocked. This project is about constructing a high-Q clock by simmering an ordinary quartz crystal in a heavy numeric…☆23Updated this week
- Master-thesis-final☆20Oct 9, 2023Updated 2 years ago
- Spicing up the first and (no longer) the only EU FPGA chip with a flashy new board, loaded with a suite of engaging demos and examples =>…☆98May 8, 2026Updated 2 months ago
- The first-ever opensource soft core for PCIE EndPoint. Without vendor-locked HMs for Data Link, Transaction, Application layers. With sta…☆77Jul 11, 2026Updated 2 weeks ago
- Peripheral Component Interconnect (PCI) has taken the Express lane long ago, moving to xGbps SerDes. Now for the first time in opensource…☆82Updated this week
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- A compact, configurable RISC-V core☆13Jul 31, 2025Updated 11 months ago
- Experimental FPGA project for streaming two MIPI CSI camera streams to an HDMI monitor using a ULX3S FPGA board☆32May 15, 2023Updated 3 years ago
- Full-throttle, wire-speed hardware implementation of Wireguard VPN, using low-cost Artix7 FPGA with opensource toolchain. If you seek sec…☆1,336Updated this week
- Some assorted examples of nmigen designs☆19Nov 5, 2023Updated 2 years ago
- HDL and C source for WAVE Zynq Ultrascale+ SoC☆20Nov 16, 2021Updated 4 years ago
- Artix7 SOM☆22Sep 9, 2024Updated last year
- FPGA based WiFi Intrusion detection system☆37Updated this week
- Simple extension boards for Olimex GateMate FPGA Board☆20Jun 30, 2025Updated last year
- Experimental Lattice ECP5-driven Data Center Security Communication Module☆22Jul 22, 2024Updated 2 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- This project contains Verilog designs and a PCB for the implementation of CSI-2 camera interface to HDMI bridge on a Gatemate FPGA from C…☆20Jul 28, 2025Updated last year
- Provides automation scripts for building BFMs☆16Apr 19, 2025Updated last year
- Virtual processor co-simulation element for Verilog, VHDL and SystemVerilog environments, allowing host compiled programs to run in a log…☆76Feb 12, 2026Updated 5 months ago
- The ILA allows you to perform in-system debugging of your designs on the GateMate FPGA at runtime. All signals of your design inside the …☆65Nov 14, 2025Updated 8 months ago
- Capture images/video from a Raspberry Pi Camera (MIPI CSI-2) with an FPGA☆77Jun 22, 2020Updated 6 years ago
- ☆29Updated this week
- FPGA digital camera controller and frame capture device in VHDL☆15Feb 11, 2013Updated 13 years ago
- Fully-differential asynchronous non-binary 12-bit SAR-ADC in SKY130, free to re-use under Apache-2.0 license☆63Mar 13, 2025Updated last year
- ☆16Dec 15, 2025Updated 7 months ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- Anatomy of a powerhouse: SystemVerilog TPU based on Google TPU v1☆23Nov 9, 2025Updated 8 months ago
- LiteX development baseboards arround the SQRL Acorn.☆76Apr 22, 2026Updated 3 months ago
- AXI, AXI stream, Ethernet, and PCIe components in System Verilog☆27Updated this week
- A less cramped XMOS xCORE200 Platform based DSP and microcontroller PCB design - open source hardware☆15Apr 4, 2019Updated 7 years ago
- ☆15Dec 1, 2022Updated 3 years ago
- HW JPEG decoder wrapper with AXI-4 DMA☆39Oct 25, 2020Updated 5 years ago
- assorted library of utility cores for amaranth HDL☆105Sep 17, 2024Updated last year
- fcapz: Open-source, vendor-agnostic full-featured FPGA debug cores. Embedded Logic analyzer, Embedded I/O and Embedded JTAG-AXI☆100Jul 19, 2026Updated last week
- CRUVI Standard Specifications☆21May 6, 2024Updated 2 years ago
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- Open Source 4k CSI-2 Rx core for Xilinx FPGAs☆419Nov 14, 2018Updated 7 years ago
- High speed C/C++ based behavioural VHDL/Verilog co-simulation memory model☆34Feb 2, 2026Updated 5 months ago
- An Open Source Link Protocol and Controller☆29Aug 1, 2021Updated 4 years ago
- Linux on RISC-V on FPGA (LOROF): RV64GC Sv39 Quad-Core Superscalar Out-of-Order Virtual Memory CPU☆18Updated this week
- Pre-packaged testbenching tools and reusable bus interfaces for cocotb☆79Updated this week
- USB virtual model in C++, co-simulating with Verilog, SystemVerilog and VHDL☆35Oct 15, 2024Updated last year
- Episode I - RISCV CPU implementation tutorial for Cologne Chip Gatemate E1, adopted from https://github.com/BrunoLevy/learn-fpga☆20Apr 7, 2026Updated 3 months ago