chili-chips-ba / openeye-CamSILinks
A truly opensource camera serial interface. No frills. No backdoors that compromise security. Outstanding signal integrity. Hi-rez video pipeline with remote connectivity. For Sony, Series7 & open FPGA makers on limited budget. Augments openXC7 CI/CD, challenging its timing-savvy. Promotes the lesser-known EU boards.
☆69Updated 3 months ago
Alternatives and similar repositories for openeye-CamSI
Users that are interested in openeye-CamSI are comparing it to the libraries listed below
Sorting:
- A collection of phase locked loop (PLL) related projects☆111Updated last year
- A compact, configurable RISC-V core☆12Updated 2 months ago
- An SPI to AXI4-lite bridge for easy interfacing of airhdl register banks with any microcontroller.☆50Updated last year
- An open-source HDL register code generator fast enough to run in real time.☆74Updated this week
- Open-source high performance AXI4-based HyperRAM memory controller☆79Updated 3 years ago
- Collection of all FPGA related PSI libraries in the correct folder strucutre. Each library is included as submodule.☆40Updated last month
- UART -> AXI Bridge☆63Updated 4 years ago
- Spicing up the first and (no longer) the only EU FPGA chip with a flashy new board, loaded with a suite of engaging demos and examples =>…☆79Updated last week
- A DDR3(L) PHY and controller, written in Verilog, for Xilinx 7-Series FPGAs☆74Updated 2 years ago
- Fixed-point library with bittrue implementations in VHDL (for FPGA) and python (for simulation)☆24Updated last year
- Verilog module to transmit/receive to/from RGMII compatible ethernet PHY☆29Updated 2 years ago
- ☆26Updated 6 months ago
- Verilog HDL implementation of SDRAM controller and SDRAM model☆31Updated last year
- FTDI FT600 SuperSpeed USB3.0 to AXI bus master☆94Updated 5 years ago
- The verilog code together with cocotb testbench of BFU unit of a DIF FFT processor☆15Updated 2 years ago
- The Open Source Hardware Accelerator for Efficient Neural Network Inference☆48Updated this week
- Digital systems are clocked. This project is about constructing a high-Q clock by simmering an ordinary quartz crystal in a heavy numeric…☆16Updated last month
- Python Tool for UVM Testbench Generation☆54Updated last year
- Control and Status Register map generator for HDL projects☆127Updated 5 months ago
- Implementation and test of reusable sigma-delta A/D converters written in SystemVerilog on a MAX10 FPGA with minimal external components☆75Updated 3 years ago
- Common elements for FPGA Design (FIFOs, RAMs, etc.)☆35Updated 8 months ago
- A simple DDR3 memory controller☆60Updated 2 years ago
- A highly optimized streaming FFT core based on Bailey's 4-step large FFT algorithm☆121Updated 4 years ago
- ☆26Updated 2 years ago
- ☆43Updated 3 years ago
- Documentation for the 5 day workshop: Advanced Physical Design using OpenLane/Sky130☆67Updated 3 years ago
- submission repository for efabless mpw6 shuttle☆30Updated last year
- Verilog RTL Design☆45Updated 4 years ago
- ☆33Updated 2 years ago
- JESD204b modules in VHDL☆30Updated 6 years ago