chili-chips-ba / openeye-CamSI
A truly opensource camera serial interface. No frills. No backdoors that compromise security. Outstanding signal integrity. Hi-rez video pipeline with remote connectivity. For Sony, Series7 & open FPGA makers on limited budget. Augments openXC7 CI/CD, challenging its timing-savvy. Promotes the lesser-known EU boards.
☆25Updated this week
Related projects ⓘ
Alternatives and complementary repositories for openeye-CamSI
- Demo of how to use https://github.com/openXC7 tools (yosys+nextpnr-xilinx) to implement the HW side of a custom SoC with RISC-V CPU & our…☆19Updated last month
- USB -> AXI Debug Bridge☆35Updated 3 years ago
- Master-thesis-final☆18Updated last year
- Hamming ECC Encoder and Decoder to protect memories☆28Updated last month
- HW JPEG decoder wrapper with AXI-4 DMA☆32Updated 4 years ago
- A compact, configurable RISC-V core☆11Updated last week
- tools to help make the most of the limited space we have on the Google sponsored Efabless shuttles☆35Updated last year
- Open FPGA Modules☆23Updated last month
- UART models for cocotb☆23Updated last year
- ☆20Updated 2 weeks ago
- ☆57Updated 3 years ago
- IEEE P1735 decryptor for VHDL☆26Updated 9 years ago
- WISHBONE DMA/Bridge IP Core☆18Updated 10 years ago
- Minimal DVI / HDMI Framebuffer☆76Updated 4 years ago
- Spicing up the first and only EU FPGA chip with a flashy new board, loaded with a suite of engaging demos and examples. https://www.chil…☆46Updated 3 weeks ago
- Open-source high performance AXI4-based HyperRAM memory controller☆58Updated 2 years ago
- ☆13Updated last year
- SDRAM controller for MIPSfpga+ system☆20Updated 4 years ago
- DSP with FPGAs 4. edition ISBN: 978-3-642-45308-3☆41Updated 2 years ago
- A DDR3(L) PHY and controller, written in Verilog, for Xilinx 7-Series FPGAs☆62Updated last year
- Experimental Tiny Tapeout chip on IHP SG13G2 0.13 μm BiCMOS process☆14Updated 3 months ago
- A 32 bit RISCV Based SOC with QSpi , Uart and 8 bit SDRAM Controller tagetted to efebless shuttle program☆17Updated last year
- Common elements for FPGA Design (FIFOs, RAMs, etc.)☆30Updated 2 months ago
- Wishbone interconnect utilities☆37Updated 5 months ago
- DDR3 SDRAM controller☆18Updated 10 years ago
- IEEE 754 single precision floating point library in systemverilog and vhdl☆26Updated last month
- ☆15Updated 6 years ago
- UART -> AXI Bridge☆57Updated 3 years ago
- ULPI Link Wrapper (USB Phy Interface)☆24Updated 4 years ago
- This is a circular buffer controller used in FPGA.☆33Updated 8 years ago