chili-chips-ba / openeye-CamSILinks
A truly opensource camera serial interface. No frills. No backdoors that compromise security. Outstanding signal integrity. Hi-rez video pipeline with remote connectivity. For Sony, Series7 & open FPGA makers on limited budget. Augments openXC7 CI/CD, challenging its timing-savvy. Promotes the lesser-known EU boards.
☆51Updated last week
Alternatives and similar repositories for openeye-CamSI
Users that are interested in openeye-CamSI are comparing it to the libraries listed below
Sorting:
- Spicing up the first and (no longer) the only EU FPGA chip with a flashy new board, loaded with a suite of engaging demos and examples =>…☆66Updated last week
- Verilog module to transmit/receive to/from RGMII compatible ethernet PHY☆24Updated 2 years ago
- Demo of how to use https://github.com/openXC7 tools (yosys+nextpnr-xilinx) to implement the HW side of a custom SoC with RISC-V CPU & our…☆27Updated 4 months ago
- A collection of phase locked loop (PLL) related projects☆106Updated last year
- A compact, configurable RISC-V core☆11Updated 3 months ago
- An SPI to AXI4-lite bridge for easy interfacing of airhdl register banks with any microcontroller.☆48Updated last year
- UART -> AXI Bridge☆61Updated 3 years ago
- LBNL RF controls support HDL libraries. Mirroring LBNL's internal Gitlab repository, which is CI enabled☆60Updated this week
- Implementation and test of reusable sigma-delta A/D converters written in SystemVerilog on a MAX10 FPGA with minimal external components☆66Updated 3 years ago
- An open-source HDL register code generator fast enough to run in real time.☆71Updated this week
- ☆32Updated 2 years ago
- Basic Peripheral SoC (SPI, GPIO, Timer, UART)☆64Updated 5 years ago
- Open-source high performance AXI4-based HyperRAM memory controller☆75Updated 2 years ago
- FTDI FT245 Style Synchronous/Asynchronous FIFO Bridge☆32Updated 4 years ago
- UART models for cocotb☆29Updated 2 years ago
- Collection of all FPGA related PSI libraries in the correct folder strucutre. Each library is included as submodule.☆36Updated last year
- Tutorial of a HW design of MicroBlaze using DDR3 RAM on Arty A7 board; DDR3 RAM speed test application☆52Updated last year
- Capture images/video from a Raspberry Pi Camera (MIPI CSI-2) with an FPGA☆68Updated 5 years ago
- Verilog digital signal processing components☆143Updated 2 years ago
- Verilog Modules for a Digital PI Controller implemented on a Digilent NEXYS 4-DDR FPGA☆32Updated 4 years ago
- A CIC filter implemented in Verilog☆22Updated 9 years ago
- Drawio => VHDL and Verilog☆55Updated last year
- Extensible FPGA control platform☆62Updated 2 years ago
- Delta Sigma DAC FPGA☆41Updated 4 months ago
- A current mode buck converter on the SKY130 PDK☆27Updated 4 years ago
- Open FPGA Modules☆23Updated 8 months ago
- A DDR3(L) PHY and controller, written in Verilog, for Xilinx 7-Series FPGAs☆72Updated 2 years ago
- An FPGA-based 7-ENOB 600 MSample/s ADC without any External Components☆46Updated 4 years ago
- ☆28Updated 3 years ago
- ☆23Updated 2 months ago