A truly opensource camera serial interface. No frills. No backdoors that compromise security. Outstanding signal integrity. Hi-rez video pipeline with remote connectivity. For Sony, Series7 & open FPGA makers on limited budget. Augments openXC7 CI/CD, challenging its timing-savvy. Promotes the lesser-known EU boards.
☆101Oct 27, 2026Updated this week
Alternatives and similar repositories for openeye-CamSI
Users that are interested in openeye-CamSI are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Digital systems are clocked. This project is about constructing a high-Q clock by simmering an ordinary quartz crystal in a heavy numeric…☆24Updated this week
- Demo of how to use https://github.com/openXC7 tools (yosys+nextpnr-xilinx) to implement the HW side of a custom SoC with RISC-V CPU & our…☆38Oct 11, 2026Updated 2 weeks ago
- Spicing up the first and (no longer) the only EU FPGA chip with a flashy new board, loaded with a suite of engaging demos and examples =>…☆107Updated this week
- Master-thesis-final☆20Oct 9, 2023Updated 3 years ago
- The first-ever opensource soft core for PCIE EndPoint. Without vendor-locked HMs for Data Link, Transaction, Application layers. With sta…☆113Updated this week
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Peripheral Component Interconnect (PCI) has taken the Express lane long ago, moving to Gbps SerDes. Now for the first time in opensource …☆113Updated this week
- A compact, configurable RISC-V core☆13Jul 31, 2025Updated last year
- Experimental FPGA project for streaming two MIPI CSI camera streams to an HDMI monitor using a ULX3S FPGA board☆35May 15, 2023Updated 3 years ago
- FPGA based WiFi Intrusion detection system☆42Oct 8, 2026Updated 3 weeks ago
- HDL and C source for WAVE Zynq Ultrascale+ SoC☆21Nov 16, 2021Updated 4 years ago
- Capture images/video from a Raspberry Pi Camera (MIPI CSI-2) with an FPGA☆81Jun 22, 2020Updated 6 years ago
- ☆18Mar 30, 2025Updated last year
- A minimal, open-source Image Signal Processor (ISP) for AMD FPGA, implemented in Verilog.☆146Sep 26, 2026Updated last month
- Virtual processor co-simulation element for Verilog, VHDL and SystemVerilog environments, allowing host compiled programs to run in a log…☆80Feb 12, 2026Updated 8 months ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- fcapz: Open-source, vendor-agnostic full-featured FPGA debug cores. Embedded Logic analyzer, Embedded I/O and Embedded JTAG-AXI☆136Updated this week
- TMR utilities for the SpyDrNet project☆16Nov 7, 2023Updated 2 years ago
- Artix7 SOM☆22Sep 9, 2024Updated 2 years ago
- Some assorted examples of nmigen designs☆19Nov 5, 2023Updated 2 years ago
- Saleae logic analyzer library for MIPI DSI Low Power mode commands☆23Dec 19, 2023Updated 2 years ago
- Simple extension boards for Olimex GateMate FPGA Board☆20Jun 30, 2025Updated last year
- AI-powered MATLAB-to-HLS framework for WLAN 802.11 synchronization. 3.88x fewer LUTs than HDL Coder on Zynq-7020.☆14Feb 5, 2026Updated 8 months ago
- High speed C/C++ based behavioural VHDL/Verilog co-simulation memory model☆35Feb 2, 2026Updated 8 months ago
- This project contains Verilog designs and a PCB for the implementation of CSI-2 camera interface to HDMI bridge on a Gatemate FPGA from C…☆21Jul 28, 2025Updated last year
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Experimental USB2 HS/FS host primitives for FPGAs.☆12Updated this week
- Provides automation scripts for building BFMs☆16Apr 19, 2025Updated last year
- WaveEye is an AXI4-Lite protocol root cause analysis tool that explains why a violation must occur by identifying missing inter-FSM depen…☆13Mar 30, 2026Updated 6 months ago
- Fully-differential asynchronous non-binary 12-bit SAR-ADC in SKY130, free to re-use under Apache-2.0 license☆69Mar 13, 2025Updated last year
- Quickly update a bitstream with new RAM contents☆17Jun 8, 2021Updated 5 years ago
- Vehicle ADAS auxiliary panel based on RT-Thread and LVGL.☆10Nov 10, 2022Updated 3 years ago
- The ILA allows you to perform in-system debugging of your designs on the GateMate FPGA at runtime. All signals of your design inside the …☆66Nov 14, 2025Updated 11 months ago
- Opensource DDR3 Controller☆497Sep 12, 2026Updated last month
- Open Source 4k CSI-2 Rx core for Xilinx FPGAs☆425Nov 14, 2018Updated 7 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- LiteX development baseboards arround the SQRL Acorn.☆80Oct 19, 2026Updated last week
- Fault Injection Automatic Test Equipment☆17Nov 22, 2021Updated 4 years ago
- Verilog 8b10b encoder/decoder☆12Mar 11, 2025Updated last year
- ☆30Jul 25, 2026Updated 3 months ago
- MIPI CSI-2 RX☆45Oct 20, 2021Updated 5 years ago
- Portable HyperRAM controller☆75Dec 8, 2024Updated last year
- An Open Source Link Protocol and Controller☆29Aug 1, 2021Updated 5 years ago