sump3 logic analyzer
☆44Jul 26, 2026Updated last month
Alternatives and similar repositories for sump3
Users that are interested in sump3 are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Kuchen Computer☆23Jun 26, 2024Updated 2 years ago
- Amazon F1-inspired Xilinx VCU118 hardware design framework☆14Jan 4, 2021Updated 5 years ago
- Zucker SOC☆17Jun 11, 2025Updated last year
- assorted library of utility cores for amaranth HDL☆105Sep 17, 2024Updated last year
- u[Dark]RISC -- "micro-darkrisc" -- an early 16-bit micro-RISC processor defined before DarkRISCV☆20Jul 25, 2023Updated 3 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Virtual processor co-simulation element for Verilog, VHDL and SystemVerilog environments, allowing host compiled programs to run in a log…☆79Feb 12, 2026Updated 6 months ago
- Master-thesis-final☆20Oct 9, 2023Updated 2 years ago
- The first-ever opensource soft core for PCIE EndPoint. Without vendor-locked HMs for Data Link, Transaction, Application layers. With sta…☆82Updated this week
- Open source ISS and logic RISC-V 32 bit project☆64Updated this week
- Project template for wafer.space MPW runs using the gf180mcu PDK☆43Aug 12, 2026Updated 3 weeks ago
- Python script for controlling the debug-jtag port of riscv cores☆15Mar 27, 2021Updated 5 years ago
- ☆12Oct 17, 2024Updated last year
- Home of everything RPGA! From schematics and board files to buildable examples!☆19Aug 10, 2024Updated 2 years ago
- ☆16Jan 15, 2021Updated 5 years ago
- End-to-end encrypted cloud storage - Proton Drive • AdSpecial offer: 40% Off Yearly / 80% Off First Month. Protect your most important files, photos, and documents from prying eyes.
- Realtime depth map 🏞️ generation using SSD algorithm on low end Basys 3 FPGA. Support 320x240 and 160x120 resolutions.☆21Feb 8, 2023Updated 3 years ago
- Read out firmware of some STM32 parts☆15Jul 20, 2025Updated last year
- Open source Logic Analyzer based on LiteX SoC☆27Apr 12, 2025Updated last year
- USB3 super speed development board useful as FPGA expansion based on WCH-Tech CH569☆31Dec 20, 2022Updated 3 years ago
- FPGA Hardware Simulation Framework☆24Oct 13, 2025Updated 10 months ago
- Experiments with Cologne Chip's GateMate FPGA architecture☆19Nov 16, 2023Updated 2 years ago
- Quickly update a bitstream with new RAM contents☆17Jun 8, 2021Updated 5 years ago
- A Raspberry PI shield for testing probe-rs against many chips & probes.☆15Jan 21, 2022Updated 4 years ago
- [Moved to Codeberg] Another size-optimized RISC-V CPU for your consideration.☆61May 10, 2026Updated 3 months ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Greyhound on IHP SG13G2 0.13 μm BiCMOS process☆107Aug 31, 2026Updated last week
- A tapeout-ready structure for hierarchical analog design (v0.1).☆26Jan 16, 2026Updated 7 months ago
- Tiny tips for Colorlight i5 FPGA board☆69Mar 26, 2021Updated 5 years ago
- Debug and parallel trace hardware for CORTEX-M (FPGA + support code)☆181Feb 6, 2026Updated 7 months ago
- Counting until the heat death of the universe, and broadcasting the counter every second over 100Mbps ethernet.☆36Updated this week
- Implementation of ChaCha20 for Cyclone V FPGA (DE10-nano) easily connectable to HPS (ARM processor)☆12Jul 29, 2020Updated 6 years ago
- Siglent SDS 1x0xX-E hardware information☆20Dec 5, 2018Updated 7 years ago
- A small but extremely fast safe USB DFU bootloader for both microcontroller and FPGA☆14Sep 30, 2025Updated 11 months ago
- Symbolic execution of LLVM IR☆14Jan 3, 2024Updated 2 years ago
- Simple, predictable pricing with DigitalOcean hosting • AdAlways know what you'll pay with monthly caps and flat pricing. Enterprise-grade infrastructure trusted by 600k+ customers.
- VGA-compatible text mode functionality☆17May 16, 2020Updated 6 years ago
- HeiChips 2025 LibreLane Workshop☆18Aug 25, 2025Updated last year
- Embedded Box, containerized development environments for embedded and FPGA designers☆18Jul 4, 2026Updated 2 months ago
- VHDL library 4 FPGAs☆186Updated this week
- Reference design for Lattice ECP5 FPGA. Featuring Raspberry Pi interface and 6 PMODs☆140Jul 17, 2021Updated 5 years ago
- Pano Logic G2 Reverse Engineering Project☆154May 13, 2021Updated 5 years ago
- Flexible Byte transport protocol for bus bridging CPUs to FPGAs over UART,SPI,SERDES physical interfaces☆39Nov 29, 2024Updated last year