sump3 logic analyzer
☆47Oct 9, 2026Updated 3 weeks ago
Alternatives and similar repositories for sump3
Users that are interested in sump3 are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Kuchen Computer☆23Jun 26, 2024Updated 2 years ago
- Amazon F1-inspired Xilinx VCU118 hardware design framework☆14Jan 4, 2021Updated 5 years ago
- Zucker SOC☆17Jun 11, 2025Updated last year
- u[Dark]RISC -- "micro-darkrisc" -- an early 16-bit micro-RISC processor defined before DarkRISCV☆21Jul 25, 2023Updated 3 years ago
- Home of everything RPGA! From schematics and board files to buildable examples!☆20Oct 2, 2026Updated last month
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- open-source logic analyzer for FPGAs☆103Sep 5, 2018Updated 8 years ago
- ☆12Oct 17, 2024Updated 2 years ago
- EQSP32 Library by Erqos Technologies☆12Oct 19, 2026Updated 2 weeks ago
- A Verilog implementation of Multi-bit-throughput LFSR with an detailed document about LFSRs for HW design engineers☆10Jan 2, 2026Updated 10 months ago
- Turn an RP2040 or RP2350 into an FTDI FT232H JTAG adapter, using PIO☆14Aug 22, 2026Updated 2 months ago
- Open source RTL simulation acceleration on commodity hardware☆37Apr 13, 2023Updated 3 years ago
- Open source Logic Analyzer based on LiteX SoC☆27Apr 12, 2025Updated last year
- ☆15Updated this week
- A repository for a random collection of stuff pertaining to reverse engineering the Pano Logic G2 "zero" client☆35Dec 12, 2018Updated 7 years ago
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- Python script for controlling the debug-jtag port of riscv cores☆16Mar 27, 2021Updated 5 years ago
- RISC-V Processor Implementation (RV32IM, TileLink-UL)☆26Apr 9, 2026Updated 6 months ago
- Realtime depth map 🏞️ generation using SSD algorithm on low end Basys 3 FPGA. Support 320x240 and 160x120 resolutions.☆23Feb 8, 2023Updated 3 years ago
- FPGA Hardware Simulation Framework☆23Oct 13, 2025Updated last year
- Schoko Computer☆11Jun 7, 2023Updated 3 years ago
- Project template for wafer.space MPW runs using the gf180mcu PDK☆60Oct 20, 2026Updated 2 weeks ago
- ☆19Feb 23, 2021Updated 5 years ago
- Basic Pong you can extend with rotary, sound, vga generator and autopilot☆11Oct 26, 2021Updated 5 years ago
- Greyhound on IHP SG13G2 0.13 μm BiCMOS process☆112Aug 31, 2026Updated 2 months ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- A tapeout-ready structure for hierarchical analog design (v0.1).☆26Jan 16, 2026Updated 9 months ago
- Quickly update a bitstream with new RAM contents☆17Jun 8, 2021Updated 5 years ago
- This repository implements a scaled-down LLaMA 2-like model on an ARM Cortex-M3 soft core, with a custom systolic array RTL module for ef…☆16Jun 25, 2025Updated last year
- A small but extremely fast safe USB DFU bootloader for both microcontroller and FPGA☆14Sep 30, 2025Updated last year
- assorted library of utility cores for amaranth HDL☆103Sep 17, 2024Updated 2 years ago
- Implementation of ChaCha20 for Cyclone V FPGA (DE10-nano) easily connectable to HPS (ARM processor)☆12Jul 29, 2020Updated 6 years ago
- Audio DSP on an FPGA using eurorack-pmod + LiteX with firmware in Rust.☆19Oct 7, 2025Updated last year
- [Moved to Codeberg] Another size-optimized RISC-V CPU for your consideration.☆61May 10, 2026Updated 5 months ago
- Logic Input Triggered High-resolution Pulser☆13Mar 24, 2020Updated 6 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- Counting until the heat death of the universe, and broadcasting the counter every second over 100Mbps ethernet.☆36Sep 1, 2026Updated 2 months ago
- Pano Logic G2 Reverse Engineering Project☆154May 13, 2021Updated 5 years ago
- VGA-compatible text mode functionality☆17May 16, 2020Updated 6 years ago
- 2-layer and 4-layer FPGA development board with ZYNQ 7010/7020 400-pin BGA.☆30Mar 30, 2026Updated 7 months ago
- Debug and parallel trace hardware for CORTEX-M (FPGA + support code)☆188Feb 6, 2026Updated 9 months ago
- USB2 core for LiteX☆12Sep 30, 2026Updated last month
- Siglent SDS 1x0xX-E hardware information☆21Dec 5, 2018Updated 7 years ago