Digital systems are clocked. This project is about constructing a high-Q clock by simmering an ordinary quartz crystal in a heavy numerical sauce. The best of all is that the sauce is not secret, but fully open to the public.
☆22Feb 11, 2026Updated 3 weeks ago
Alternatives and similar repositories for uberClock
Users that are interested in uberClock are comparing it to the libraries listed below
Sorting:
- Demo of how to use https://github.com/openXC7 tools (yosys+nextpnr-xilinx) to implement the HW side of a custom SoC with RISC-V CPU & our…☆36Feb 23, 2025Updated last year
- Spicing up the first and (no longer) the only EU FPGA chip with a flashy new board, loaded with a suite of engaging demos and examples =>…☆89Feb 26, 2026Updated last week
- A truly opensource camera serial interface. No frills. No backdoors that compromise security. Outstanding signal integrity. Hi-rez video …☆76Dec 30, 2025Updated 2 months ago
- A compact, configurable RISC-V core☆13Jul 31, 2025Updated 7 months ago
- Master-thesis-final☆19Oct 9, 2023Updated 2 years ago
- Artix7 SOM☆18Sep 9, 2024Updated last year
- Some assorted examples of nmigen designs☆19Nov 5, 2023Updated 2 years ago
- 2-layer and 4-layer FPGA development board with ZYNQ 7010/7020 400-pin BGA.☆20Jan 6, 2026Updated last month
- Hardware Design/Visualization/Simulation/RTLGeneration Framework☆16Updated this week
- An embeddable FPGA SoM designed for high-speed audio and USB applications.☆26Mar 15, 2025Updated 11 months ago
- assorted library of utility cores for amaranth HDL☆102Sep 17, 2024Updated last year
- portFFT is a library implementing Fast Fourier Transforms using SYCL☆19Mar 1, 2025Updated last year
- Use amaranth-to-litex to simply import Amaranth code into a Litex project.☆15Apr 22, 2024Updated last year
- Full-throttle, wire-speed hardware implementation of Wireguard VPN, using low-cost Artix7 FPGA with opensource toolchain. If you seek sec…☆1,308Updated this week
- Experimental Lattice ECP5-driven Data Center Security Communication Module☆20Jul 22, 2024Updated last year
- Adapter to use Colorlight i5/i9 FPGA boards in a QMTech board form factor☆20Jul 23, 2022Updated 3 years ago
- CRUVI Standard Specifications☆21May 6, 2024Updated last year
- The first-ever opensource soft core for PCIE EndPoint. Without vendor-locked HMs for Data Link, Transaction, Application layers. With sta…☆58Feb 24, 2026Updated last week
- Test of a RP2040 PMOD attached to a LiteX SoC.☆28May 16, 2023Updated 2 years ago
- Open source MPSoC running 620 MIPS (CHStone) of RISC-V (RV32iMC) programms on the ARTY board (XC7A35T).☆22Dec 20, 2019Updated 6 years ago
- LiteX based FPGA gateware for Thunderscope.☆28Updated this week
- High speed C/C++ based behavioural VHDL/Verilog co-simulation memory model☆27Feb 2, 2026Updated last month
- KISCV, a KISS principle riscv32i CPU☆28Jan 11, 2025Updated last year
- Toy nmigen RISC V rv32i implementation☆23Oct 24, 2023Updated 2 years ago
- USB virtual model in C++, co-simulating with Verilog, SystemVerilog and VHDL☆32Oct 15, 2024Updated last year
- HDLGen-ChatGPT, works in tandem with ChatGPT chat interface to enable fast digital systems design and test specification capture, and aut…☆36Oct 28, 2024Updated last year
- ☆72Aug 19, 2024Updated last year
- Project 2.2 Frequency counter☆12May 30, 2025Updated 9 months ago
- The project is tailored for quick audio start-up with the SHARC Audio Module board. It uses the various reusable component building block…☆14Oct 29, 2025Updated 4 months ago
- A C++ wrapper for the Apple metal-cpp library to make it easier to run compute kernels on the GPU☆10Jun 11, 2025Updated 8 months ago
- Live demo of hls4ml on embedded platforms such as the Pynq-Z2☆12Aug 23, 2024Updated last year
- Collection of all FPGA related PSI libraries in the correct folder strucutre. Each library is included as submodule.☆42Sep 22, 2025Updated 5 months ago
- RISC-V soft core running on Colorlight 5B-74B.☆40Feb 14, 2021Updated 5 years ago
- A Python package for generating HDL wrappers and top modules for HDL sources☆60Feb 23, 2026Updated last week
- This repository contains iCEBreaker examples for Amaranth HDL.☆39Oct 31, 2023Updated 2 years ago
- Cadence Audio Framework - Hostless☆13Apr 12, 2022Updated 3 years ago
- ☆12Mar 10, 2024Updated last year
- Convert Xilinx FPGA bitstream from the .bit format (as generated by Vivado) into the .bin format (as expected by Linux fpga_manager)☆14Sep 5, 2023Updated 2 years ago
- USB device library☆12Jan 16, 2026Updated last month