Digital systems are clocked. This project is about constructing a high-Q clock by simmering an ordinary quartz crystal in a heavy numerical sauce. The best of all is that the sauce is not secret, but fully open to the public.
☆23May 18, 2026Updated 3 weeks ago
Alternatives and similar repositories for uberClock
Users that are interested in uberClock are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Demo of how to use https://github.com/openXC7 tools (yosys+nextpnr-xilinx) to implement the HW side of a custom SoC with RISC-V CPU & our…☆37Feb 23, 2025Updated last year
- Spicing up the first and (no longer) the only EU FPGA chip with a flashy new board, loaded with a suite of engaging demos and examples =>…☆98May 8, 2026Updated last month
- A truly opensource camera serial interface. No frills. No backdoors that compromise security. Outstanding signal integrity. Hi-rez video …☆87May 8, 2026Updated last month
- A compact, configurable RISC-V core☆13Jul 31, 2025Updated 10 months ago
- Master-thesis-final☆19Oct 9, 2023Updated 2 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Full-throttle, wire-speed hardware implementation of Wireguard VPN, using low-cost Artix7 FPGA with opensource toolchain. If you seek sec…☆1,334May 23, 2026Updated 3 weeks ago
- Some assorted examples of nmigen designs☆19Nov 5, 2023Updated 2 years ago
- Artix7 SOM☆20Sep 9, 2024Updated last year
- The first-ever opensource soft core for PCIE EndPoint. Without vendor-locked HMs for Data Link, Transaction, Application layers. With sta…☆76May 26, 2026Updated 2 weeks ago
- Peripheral Component Interconnect (PCI) has taken the Express lane long ago, moving to xGbps SerDes. Now for the first time in opensource…☆76Updated this week
- 2-layer and 4-layer FPGA development board with ZYNQ 7010/7020 400-pin BGA.☆28Mar 30, 2026Updated 2 months ago
- portFFT is a library implementing Fast Fourier Transforms using SYCL☆19Mar 1, 2025Updated last year
- assorted library of utility cores for amaranth HDL☆105Sep 17, 2024Updated last year
- Hardware Design/Visualization/Simulation/RTLGeneration Framework☆18Updated this week
- Proton VPN Special Offer - Get 70% off • AdSpecial partner offer. Trusted by over 100 million users worldwide. Tested, Approved and Recommended by Experts.
- An embeddable FPGA SoM designed for high-speed audio and USB applications.☆28Jun 4, 2026Updated last week
- Virtual processor co-simulation element for Verilog, VHDL and SystemVerilog environments, allowing host compiled programs to run in a log…☆74Feb 12, 2026Updated 4 months ago
- Episode I - RISCV CPU implementation tutorial for Cologne Chip Gatemate E1, adopted from https://github.com/BrunoLevy/learn-fpga☆17Apr 7, 2026Updated 2 months ago
- Simple extension boards for Olimex GateMate FPGA Board☆20Jun 30, 2025Updated 11 months ago
- Experimental Lattice ECP5-driven Data Center Security Communication Module☆21Jul 22, 2024Updated last year
- ☆13Sep 25, 2019Updated 6 years ago
- ☆25Dec 31, 2024Updated last year
- High speed C/C++ based behavioural VHDL/Verilog co-simulation memory model☆30Feb 2, 2026Updated 4 months ago
- Adapter to use Colorlight i5/i9 FPGA boards in a QMTech board form factor☆20Jul 23, 2022Updated 3 years ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- This repository contains iCEBreaker examples for Amaranth HDL.☆39May 24, 2026Updated 2 weeks ago
- Use amaranth-to-litex to simply import Amaranth code into a Litex project.☆15Apr 22, 2024Updated 2 years ago
- USB virtual model in C++, co-simulating with Verilog, SystemVerilog and VHDL☆33Oct 15, 2024Updated last year
- CRUVI Standard Specifications☆21May 6, 2024Updated 2 years ago
- Test of a RP2040 PMOD attached to a LiteX SoC.☆28May 16, 2023Updated 3 years ago
- LiteX based FPGA gateware for Thunderscope.☆30Apr 21, 2026Updated last month
- A DDS core written in VHDL.☆11Jan 5, 2019Updated 7 years ago
- Open source MPSoC running 620 MIPS (CHStone) of RISC-V (RV32iMC) programms on the ARTY board (XC7A35T).☆22Dec 20, 2019Updated 6 years ago
- verilator testbench w/ Javascript using N-API☆19Feb 19, 2026Updated 3 months ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- llama4_trip_planning_agent☆13Apr 5, 2025Updated last year
- Toy nmigen RISC V rv32i implementation☆23Oct 24, 2023Updated 2 years ago
- HDLGen-ChatGPT, works in tandem with ChatGPT chat interface to enable fast digital systems design and test specification capture, and aut…☆37Oct 28, 2024Updated last year
- Basic USB 1.1 Host Controller for small FPGAs☆100Jun 6, 2020Updated 6 years ago
- Collection of all FPGA related PSI libraries in the correct folder strucutre. Each library is included as submodule.☆43Sep 22, 2025Updated 8 months ago
- CANbardo USB to CAN adapter board☆17Aug 17, 2025Updated 9 months ago
- ☆13Jul 27, 2025Updated 10 months ago