chili-chips-ba / uberClockLinks
Digital systems are clocked. This project is about constructing a high-Q clock by simmering an ordinary quartz crystal in a heavy numerical sauce. The best of all is that the sauce is not secret, but fully open to the public.
☆11Updated last week
Alternatives and similar repositories for uberClock
Users that are interested in uberClock are comparing it to the libraries listed below
Sorting:
- Demo of how to use https://github.com/openXC7 tools (yosys+nextpnr-xilinx) to implement the HW side of a custom SoC with RISC-V CPU & our…☆26Updated 3 months ago
- A Python package for generating HDL wrappers and top modules for HDL sources☆33Updated 2 weeks ago
- ☆21Updated last month
- Implementation and test of reusable sigma-delta A/D converters written in SystemVerilog on a MAX10 FPGA with minimal external components☆65Updated 3 years ago
- A compact, configurable RISC-V core☆11Updated 2 months ago
- Experimental Tiny Tapeout chip on IHP SG13G2 0.13 μm BiCMOS process☆17Updated 2 months ago
- Project Peppercorn - GateMate FPGA Bitstream Documentation☆21Updated last week
- Peripheral Component Interconnect has taken Express lane long ago, going for xGbps SerDes. Now (for the first time) in opensource on the …☆11Updated this week
- CologneChip GateMate FPGA Module: GMM-7550☆22Updated this week
- assorted library of utility cores for amaranth HDL☆90Updated 8 months ago
- Demo projects for various Kintex FPGA boards☆59Updated 2 weeks ago
- A demonstration showing how several components can be compsed to build a simulated spectrogram☆45Updated last year
- VHDL Library for implementing common DSP functionality.☆27Updated 6 years ago
- tools to help make the most of the limited space we have on the Google sponsored Efabless shuttles☆36Updated 2 years ago
- Common elements for FPGA Design (FIFOs, RAMs, etc.)☆33Updated 3 months ago
- ☆30Updated 4 years ago
- An example project which uses many of the ideas and features of the hVHDL libraries like fixed and floating point math modules and has bu…☆28Updated 4 months ago
- IP Core Library - Published and maintained by the Open Source VHDL Group☆12Updated last month
- Generate Zynq configurations without using the vendor GUI☆30Updated last year
- An FPGA-based 7-ENOB 600 MSample/s ADC without any External Components☆45Updated 4 years ago
- Master-thesis-final☆19Updated last year
- Spicing up the first and (no longer) the only EU FPGA chip with a flashy new board, loaded with a suite of engaging demos and examples =>…☆63Updated last week
- Flip flop setup, hold & metastability explorer tool☆34Updated 2 years ago
- submission repository for efabless mpw6 shuttle☆30Updated last year
- A padring generator for ASICs☆25Updated 2 years ago
- Fixed-point library with bittrue implementations in VHDL (for FPGA) and python (for simulation)☆23Updated 10 months ago
- Repo to help explain the different options users have for packaging.☆17Updated 2 years ago
- Constraint files for Hardware Description Language (HDL) designs targeting FPGA boards☆44Updated last week
- An Amateur Radio Transceiver IC (2.4 / 5 / 10 GHz)☆72Updated 3 years ago
- Set up your GitHub Actions workflow with a OSS CAD Suite☆16Updated last year