chili-chips-ba / uberClockLinks
Digital systems are clocked. This project is about constructing a high-Q clock by simmering an ordinary quartz crystal in a heavy numerical sauce. The best of all is that the sauce is not secret, but fully open to the public.
☆11Updated last week
Alternatives and similar repositories for uberClock
Users that are interested in uberClock are comparing it to the libraries listed below
Sorting:
- assorted library of utility cores for amaranth HDL☆93Updated 9 months ago
- Demo of how to use https://github.com/openXC7 tools (yosys+nextpnr-xilinx) to implement the HW side of a custom SoC with RISC-V CPU & our…☆27Updated 4 months ago
- VHDL Library for implementing common DSP functionality.☆29Updated 6 years ago
- A tiny example of PCM to PDM pipeline on FPGA☆21Updated 3 years ago
- a USB2 highspeed device core, written in amaranth HDL☆49Updated 9 months ago
- An Amateur Radio Transceiver IC (2.4 / 5 / 10 GHz)☆72Updated 3 years ago
- Experimental Tiny Tapeout chip on IHP SG13G2 0.13 μm BiCMOS process☆18Updated 3 months ago
- Peripheral Component Interconnect has taken Express lane long ago, going for xGbps SerDes. Now (for the first time) in opensource on the …☆13Updated this week
- LBNL RF controls support HDL libraries. Mirroring LBNL's internal Gitlab repository, which is CI enabled☆62Updated this week
- Demo projects for various Kintex FPGA boards☆60Updated last month
- Project Peppercorn - GateMate FPGA Bitstream Documentation☆23Updated this week
- Spicing up the first and (no longer) the only EU FPGA chip with a flashy new board, loaded with a suite of engaging demos and examples =>…☆66Updated this week
- Adapter to use Colorlight i5/i9 FPGA boards in a QMTech board form factor☆19Updated 2 years ago
- Implementation and test of reusable sigma-delta A/D converters written in SystemVerilog on a MAX10 FPGA with minimal external components☆69Updated 3 years ago
- ☆23Updated 3 months ago
- A highly optimized streaming FFT core based on Bailey's 4-step large FFT algorithm☆115Updated 4 years ago
- A Python package for generating HDL wrappers and top modules for HDL sources☆33Updated last week
- Use amaranth-to-litex to simply import Amaranth code into a Litex project.☆15Updated last year
- A demonstration showing how several components can be compsed to build a simulated spectrogram☆46Updated last year
- An open-source HDL register code generator fast enough to run in real time.☆71Updated 3 weeks ago
- Efabless mpw7 submission☆13Updated last year
- ☆30Updated 4 years ago
- A comparison of 1st and 2nd order sigma delta DAC for FPGA☆58Updated 4 years ago
- ☆45Updated 2 years ago
- Generate Zynq configurations without using the vendor GUI☆30Updated 2 years ago
- CologneChip GateMate FPGA Module: GMM-7550☆22Updated last week
- The ILA allows you to perform in-system debugging of your designs on the GateMate FPGA at runtime. All signals of your design inside the …☆51Updated last month
- sliding DFT for FPGA, targetting Lattice ICE40 1k☆77Updated 5 years ago
- Flip flop setup, hold & metastability explorer tool☆36Updated 2 years ago
- An example of analogue design using open source IC design tools☆29Updated 3 years ago