chili-chips-ba / uberClockLinks
Digital systems are clocked. This project is about constructing a high-Q clock by simmering an ordinary quartz crystal in a heavy numerical sauce. The best of all is that the sauce is not secret, but fully open to the public.
☆21Updated 3 weeks ago
Alternatives and similar repositories for uberClock
Users that are interested in uberClock are comparing it to the libraries listed below
Sorting:
- Demo of how to use https://github.com/openXC7 tools (yosys+nextpnr-xilinx) to implement the HW side of a custom SoC with RISC-V CPU & our…☆34Updated 10 months ago
- Spicing up the first and (no longer) the only EU FPGA chip with a flashy new board, loaded with a suite of engaging demos and examples =>…☆84Updated 2 months ago
- assorted library of utility cores for amaranth HDL☆99Updated last year
- Experimental Tiny Tapeout chip on IHP SG13G2 0.13 μm BiCMOS process☆19Updated 9 months ago
- ☆27Updated 3 weeks ago
- Implementation and test of reusable sigma-delta A/D converters written in SystemVerilog on a MAX10 FPGA with minimal external components☆77Updated 3 years ago
- An example project which uses many of the ideas and features of the hVHDL libraries like fixed and floating point math modules and has bu…☆30Updated 11 months ago
- VHDL Library for implementing common DSP functionality.☆30Updated 7 years ago
- A truly opensource camera serial interface. No frills. No backdoors that compromise security. Outstanding signal integrity. Hi-rez video …☆74Updated 3 weeks ago
- An open-source HDL register code generator fast enough to run in real time.☆79Updated 2 weeks ago
- A compact, configurable RISC-V core☆12Updated 5 months ago
- A demonstration showing how several components can be compsed to build a simulated spectrogram☆47Updated last year
- SpiceBind – spice inside HDL simulator☆56Updated 6 months ago
- The ILA allows you to perform in-system debugging of your designs on the GateMate FPGA at runtime. All signals of your design inside the …☆58Updated last month
- An Amateur Radio Transceiver IC (2.4 / 5 / 10 GHz)☆73Updated 4 years ago
- The first-ever opensource RTL core for PCIE EndPoint. Without vendor-locked HMs for Data Link, Transaction, Application layers; With stan…☆52Updated this week
- Fixed-point library with bittrue implementations in VHDL (for FPGA) and python (for simulation)☆26Updated last year
- Digital Signal Processing and Well-Known Modulations on HDL☆41Updated 7 months ago
- An example of analogue design using open source IC design tools☆29Updated 4 years ago
- A highly optimized streaming FFT core based on Bailey's 4-step large FFT algorithm☆126Updated 4 years ago
- Generate Zynq configurations without using the vendor GUI☆30Updated 2 years ago
- A Python package for generating HDL wrappers and top modules for HDL sources☆52Updated this week
- submission repository for efabless mpw6 shuttle☆30Updated last year
- A collection of phase locked loop (PLL) related projects☆115Updated last year
- An SPI to AXI4-lite bridge for easy interfacing of airhdl register banks with any microcontroller.☆53Updated 2 years ago
- An FPGA-based 7-ENOB 600 MSample/s ADC without any External Components☆46Updated 4 years ago
- ULPI Link Wrapper (USB Phy Interface)☆34Updated 5 years ago
- Demo projects for various Kintex FPGA boards☆65Updated 7 months ago
- CologneChip GateMate FPGA Module: GMM-7550☆27Updated 2 months ago
- A tiny example of PCM to PDM pipeline on FPGA☆22Updated 3 years ago