chili-chips-ba / uberClockLinks
Digital systems are clocked. This project is about constructing a high-Q clock by simmering an ordinary quartz crystal in a heavy numerical sauce. The best of all is that the sauce is not secret, but fully open to the public.
☆11Updated last week
Alternatives and similar repositories for uberClock
Users that are interested in uberClock are comparing it to the libraries listed below
Sorting:
- Demo of how to use https://github.com/openXC7 tools (yosys+nextpnr-xilinx) to implement the HW side of a custom SoC with RISC-V CPU & our…☆27Updated 4 months ago
- Peripheral Component Interconnect has taken Express lane long ago, going for xGbps SerDes. Now (for the first time) in opensource on the …☆13Updated 3 weeks ago
- Experimental Tiny Tapeout chip on IHP SG13G2 0.13 μm BiCMOS process☆17Updated 2 months ago
- An example project which uses many of the ideas and features of the hVHDL libraries like fixed and floating point math modules and has bu…☆28Updated 5 months ago
- A Python package for generating HDL wrappers and top modules for HDL sources☆33Updated last week
- ☆23Updated 2 months ago
- A demonstration showing how several components can be compsed to build a simulated spectrogram☆46Updated last year
- An Amateur Radio Transceiver IC (2.4 / 5 / 10 GHz)☆72Updated 3 years ago
- tools to help make the most of the limited space we have on the Google sponsored Efabless shuttles☆36Updated 2 years ago
- assorted library of utility cores for amaranth HDL☆92Updated 9 months ago
- Project Peppercorn - GateMate FPGA Bitstream Documentation☆22Updated this week
- A compact, configurable RISC-V core☆11Updated 3 months ago
- VHDL Library for implementing common DSP functionality.☆29Updated 6 years ago
- Generate Zynq configurations without using the vendor GUI☆30Updated last year
- Library of reusable VHDL components☆28Updated last year
- An open-source HDL register code generator fast enough to run in real time.☆71Updated this week
- ☆30Updated 4 years ago
- IP Core Library - Published and maintained by the Open Source VHDL Group☆14Updated this week
- Digital Signal Processing and Well-Known Modulations on HDL☆41Updated last month
- LBNL RF controls support HDL libraries. Mirroring LBNL's internal Gitlab repository, which is CI enabled☆60Updated this week
- Fixed-point library with bittrue implementations in VHDL (for FPGA) and python (for simulation)☆23Updated 11 months ago
- A padring generator for ASICs☆25Updated 2 years ago
- An SPI to AXI4-lite bridge for easy interfacing of airhdl register banks with any microcontroller.☆48Updated last year
- ☆32Updated 2 years ago
- submission repository for efabless mpw6 shuttle☆30Updated last year
- CologneChip GateMate FPGA Module: GMM-7550☆22Updated 3 weeks ago
- A comparison of 1st and 2nd order sigma delta DAC for FPGA☆57Updated 4 years ago
- Flip flop setup, hold & metastability explorer tool☆34Updated 2 years ago
- A truly opensource camera serial interface. No frills. No backdoors that compromise security. Outstanding signal integrity. Hi-rez video …☆51Updated last week
- Fixed-point math library with VHDL, Python and MATLAB support☆22Updated 4 months ago