colognechip / gatemate_ilaLinks
The ILA allows you to perform in-system debugging of your designs on the GateMate FPGA at runtime. All signals of your design inside the FPGA can be monitored in a waveform.
☆51Updated 3 weeks ago
Alternatives and similar repositories for gatemate_ila
Users that are interested in gatemate_ila are comparing it to the libraries listed below
Sorting:
- Spicing up the first and (no longer) the only EU FPGA chip with a flashy new board, loaded with a suite of engaging demos and examples =>…☆66Updated this week
- CologneChip GateMate FPGA Module: GMM-7550☆22Updated 3 weeks ago
- assorted library of utility cores for amaranth HDL☆92Updated 9 months ago
- Wishbone interconnect utilities☆41Updated 4 months ago
- Experimental flows using nextpnr for Xilinx devices☆48Updated 2 weeks ago
- Portable Verilog RTL interface to S27KL0641DABHI020 64Mbit HyperRAM IC☆88Updated 6 years ago
- Demo projects for various Kintex FPGA boards☆60Updated last month
- Generate Zynq configurations without using the vendor GUI☆30Updated last year
- RISC-V Processor written in Amaranth HDL☆38Updated 3 years ago
- 🔴 SystemVerilog FPGA cores to communicate with FTDI Synchronous/Asynchronous FIFOs (FT245 protocol)☆43Updated 3 years ago
- Demo of how to use https://github.com/openXC7 tools (yosys+nextpnr-xilinx) to implement the HW side of a custom SoC with RISC-V CPU & our…☆27Updated 3 months ago
- ☆41Updated 5 years ago
- Portable HyperRAM controller☆55Updated 6 months ago
- ☆45Updated 2 years ago
- USB DFU bootloader gateware / firmware for FPGAs☆65Updated 8 months ago
- A minimal-area RISC-V core with a scalable data path to 1, 2, 4, or 8 bits and manifold variants.☆94Updated last week
- Peripheral Component Interconnect has taken Express lane long ago, going for xGbps SerDes. Now (for the first time) in opensource on the …☆13Updated 3 weeks ago
- Greyhound on IHP SG13G2 0.13 μm BiCMOS process☆41Updated last week
- ☆34Updated 4 years ago
- A padring generator for ASICs☆25Updated 2 years ago
- KiCad Library to make it easy to create both host boards and expansion boards and which are compatible with the Digilent "PMOD" specifica…☆39Updated 4 years ago
- FPGA IP cores for the Antikernel OS, intended to be included as a submodule in SoC integrations☆64Updated 3 weeks ago
- Specification of the Wishbone SoC Interconnect Architecture☆45Updated 3 years ago
- Development board for GateMateA1 CCGM1A1 FPGA from Cologne Chip with PS2 VGA 64Mbit RAM RP2040☆29Updated 6 months ago
- Constraint files for Hardware Description Language (HDL) designs targeting FPGA boards☆44Updated this week
- Gateware / Firmware / BuildRoot to run linux on iCE40 / iCEBreaker☆98Updated 2 years ago
- Nitro USB FPGA core☆85Updated last year
- Basic USB 1.1 Host Controller for small FPGAs☆90Updated 5 years ago
- ☆69Updated 10 months ago
- sump3 logic analyzer☆21Updated last month