colognechip / gatemate_ila
The ILA allows you to perform in-system debugging of your designs on the GateMate FPGA at runtime. All signals of your design inside the FPGA can be monitored in a waveform.
☆50Updated 3 months ago
Alternatives and similar repositories for gatemate_ila:
Users that are interested in gatemate_ila are comparing it to the libraries listed below
- CologneChip GateMate FPGA Module: GMM-7550☆21Updated last year
- Portable Verilog RTL interface to S27KL0641DABHI020 64Mbit HyperRAM IC☆86Updated 6 years ago
- Portable HyperRAM controller☆54Updated 4 months ago
- Wishbone interconnect utilities☆40Updated 2 months ago
- Generate Zynq configurations without using the vendor GUI☆30Updated last year
- A minimal-area RISC-V core with a scalable data path to 1, 2, 4, or 8 bits and manifold variants.☆91Updated 8 months ago
- assorted library of utility cores for amaranth HDL☆87Updated 7 months ago
- Demo of how to use https://github.com/openXC7 tools (yosys+nextpnr-xilinx) to implement the HW side of a custom SoC with RISC-V CPU & our…☆25Updated 2 months ago
- Spicing up the first and (no longer) the only EU FPGA chip with a flashy new board, loaded with a suite of engaging demos and examples =>…☆61Updated 3 weeks ago
- Experimental flows using nextpnr for Xilinx devices☆44Updated this week
- Specification of the Wishbone SoC Interconnect Architecture☆45Updated 2 years ago
- An open source FPGA PCI core & 8250-Compatible PCI UART core☆41Updated 4 years ago
- ☆33Updated 4 years ago
- Demo projects for various Kintex FPGA boards☆55Updated last week
- Nitro USB FPGA core☆84Updated last year
- A Risc-V SoC for Tiny Tapeout☆16Updated last month
- A collection of debugging busses developed and presented at zipcpu.com☆41Updated last year
- 🔴 SystemVerilog FPGA cores to communicate with FTDI Synchronous/Asynchronous FIFOs (FT245 protocol)☆43Updated 3 years ago
- Fabric generator and CAD tools graphical frontend☆12Updated last year
- Minimal DVI / HDMI Framebuffer☆80Updated 4 years ago
- Peripheral Component Interconnect has taken Express lane long ago, going for xGbps SerDes. Now (for the first time) in opensource on the …☆11Updated last week
- ☆41Updated 4 years ago
- Spen's Official OpenOCD Mirror☆49Updated last month
- RISC-V SoC Physical Implementation in 180 nm CMOS with a Quark Core Based on FemtoRV32☆45Updated last year
- RISC-V Processor written in Amaranth HDL☆37Updated 3 years ago
- ☆69Updated 8 months ago
- Development board for GateMateA1 CCGM1A1 FPGA from Cologne Chip with PS2 VGA 64Mbit RAM RP2040☆29Updated 4 months ago
- An open-source HDL register code generator fast enough to run in real time.☆63Updated this week
- Greyhound on IHP SG13G2 0.13 μm BiCMOS process☆26Updated 2 weeks ago
- tools to help make the most of the limited space we have on the Google sponsored Efabless shuttles☆35Updated 2 years ago