The ILA allows you to perform in-system debugging of your designs on the GateMate FPGA at runtime. All signals of your design inside the FPGA can be monitored in a waveform.
☆66Nov 14, 2025Updated 11 months ago
Alternatives and similar repositories for gatemate_ila
Users that are interested in gatemate_ila are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Development board for GateMateA1 CCGM1A1 FPGA from Cologne Chip with PS2 VGA 64Mbit RAM RP2040☆46Mar 24, 2026Updated 7 months ago
- Simple extension boards for Olimex GateMate FPGA Board☆20Jun 30, 2025Updated last year
- Experiments with Cologne Chip's GateMate FPGA architecture☆19Nov 16, 2023Updated 2 years ago
- Project Peppercorn - GateMate FPGA Bitstream Documentation☆48Oct 19, 2026Updated 2 weeks ago
- CologneChip GateMate FPGA Module: GMM-7550☆36Jan 17, 2026Updated 9 months ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- Project Peppercorn GateMate Test Cases☆19Oct 22, 2026Updated 2 weeks ago
- Episode I - RISCV CPU implementation tutorial for Cologne Chip Gatemate E1, adopted from https://github.com/BrunoLevy/learn-fpga☆22Apr 7, 2026Updated 7 months ago
- Löwe FPGA Board☆12Oct 12, 2023Updated 3 years ago
- VHDL Code for infrastructural blocks (designed for FPGA)☆15Oct 26, 2022Updated 4 years ago
- IP Catalog for Raptor.☆18Dec 6, 2024Updated last year
- A compact, configurable RISC-V core☆11Jul 31, 2025Updated last year
- ULX5M with GateMate with SDRAM☆66Oct 25, 2026Updated last week
- Portable HyperRAM controller☆76Dec 8, 2024Updated last year
- This is an example of how TerosHDL can generate your documentation project from the command line. So you can integrate it in your CI work…☆10Jan 13, 2022Updated 4 years ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- Apache NuttX RTOS on FPGA☆16Feb 20, 2024Updated 2 years ago
- Re-coded Gowin GW1N primitives for Verilator use☆24Aug 19, 2022Updated 4 years ago
- Fabric generator and CAD tools graphical frontend☆19Oct 6, 2026Updated last month
- Drop In USB CDC ACM core for iCE40 FPGA☆37Sep 5, 2021Updated 5 years ago
- Ruby Hardware Description Language☆15Mar 13, 2013Updated 13 years ago
- This is a collection of the built in libraries of the VHDPlus IDE toghether with examples. Commits will be featured in the IDE with futur…☆21Feb 27, 2024Updated 2 years ago
- A general slow DDR3 interface. Very little resource consumption. Suits for all FPGAs with 1.5V IO voltage.☆11Dec 14, 2022Updated 3 years ago
- ☆12Jun 4, 2021Updated 5 years ago
- User-friendly explanation of Yosys options☆113Sep 25, 2021Updated 5 years ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- VHDL String Formatting Library☆27Apr 27, 2024Updated 2 years ago
- FPGA1394 V3 PCB Design☆14Feb 24, 2025Updated last year
- Virtual Prototype for identifying Application Specific Hardware Optimization candidates☆12Oct 27, 2026Updated last week
- GateMate's PHY Interface for PCI Express (PIPE)☆15Oct 21, 2026Updated 2 weeks ago
- USB DFU bootloader gateware / firmware for FPGAs☆72Jan 30, 2026Updated 9 months ago
- PCIe stack written in Amaranth.☆18Apr 27, 2026Updated 6 months ago
- Single/Multi-channel Full Speed USB interface for FPGA and ASIC designs☆194Mar 10, 2024Updated 2 years ago
- LunaPnR is a place and router for integrated circuits☆48Feb 11, 2026Updated 8 months ago
- RP2040 firmware for controlling GPIO over USB CDC with AT commands☆14Dec 22, 2024Updated last year
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- Hot Reconfiguration Technology demo☆43Aug 23, 2022Updated 4 years ago
- ☆15Updated this week
- PSOC SoC code with peripherals and synthesis scripts for FPGA/ASIC☆12Oct 8, 2025Updated last year
- Quickly update a bitstream with new RAM contents☆17Jun 8, 2021Updated 5 years ago
- Not-only RTL: Hardware description beyond register transfer level☆18Updated this week
- PCIe Endpoint on Xilinx 7-Series FPGAs with the PCIE_2_1 hard block and GTP transceivers☆87Aug 10, 2026Updated 2 months ago
- A Formal Verification Methodology to lower the adoption barriers for Formal Verification of ASIC and FPGA designs in the Space sector (th…☆25Jun 29, 2026Updated 4 months ago