colognechip / gatemate_ilaLinks
The ILA allows you to perform in-system debugging of your designs on the GateMate FPGA at runtime. All signals of your design inside the FPGA can be monitored in a waveform.
☆53Updated 2 months ago
Alternatives and similar repositories for gatemate_ila
Users that are interested in gatemate_ila are comparing it to the libraries listed below
Sorting:
- Portable Verilog RTL interface to S27KL0641DABHI020 64Mbit HyperRAM IC☆91Updated 7 years ago
- CologneChip GateMate FPGA Module: GMM-7550☆22Updated last week
- Nitro USB FPGA core☆87Updated last year
- Generic FPGA SDRAM controller, originally made for AS4C4M16SA☆80Updated 4 years ago
- A minimal-area RISC-V core with a scalable data path to 1, 2, 4, or 8 bits and manifold variants.☆105Updated last week
- Basic USB 1.1 Host Controller for small FPGAs☆91Updated 5 years ago
- A basic HyperRAM controller for Lattice iCE40 Ultraplus FPGAs☆61Updated 6 years ago
- USB DFU bootloader gateware / firmware for FPGAs☆68Updated 10 months ago
- Spicing up the first and (no longer) the only EU FPGA chip with a flashy new board, loaded with a suite of engaging demos and examples =>…☆67Updated 2 weeks ago
- Gateware / Firmware / BuildRoot to run linux on iCE40 / iCEBreaker☆100Updated 2 years ago
- ☆70Updated last year
- ☆45Updated 2 years ago
- Wishbone interconnect utilities☆41Updated 6 months ago
- Experimental FPGA project for streaming two MIPI CSI camera streams to an HDMI monitor using a ULX3S FPGA board☆30Updated 2 years ago
- An open source FPGA PCI core & 8250-Compatible PCI UART core☆43Updated 4 years ago
- assorted library of utility cores for amaranth HDL☆95Updated 11 months ago
- Miscellaneous ULX3S examples (advanced)☆78Updated last month
- Constraint files for Hardware Description Language (HDL) designs targeting FPGA boards☆45Updated this week
- Demo projects for various Kintex FPGA boards☆62Updated 3 months ago
- Show the time on a VGA monitor. Submitted for the Google MPW1 ASIC shuttle.☆62Updated 3 years ago
- 🔥 Technology-agnostic FPGA stress-test: maximum logic utilization and high dynamic power consumption.☆29Updated 3 years ago
- This repository contains small example designs that can be used with the open source icestorm flow.☆149Updated 3 years ago
- This repo is for Efinix Xyloni development board users. It has projects and software to get you started working with the board.☆42Updated 2 years ago
- Portable HyperRAM controller☆57Updated 8 months ago
- RISC-V Processor written in Amaranth HDL☆39Updated 3 years ago
- A demonstration showing how several components can be compsed to build a simulated spectrogram☆46Updated last year
- Fully featured implementation of Inter-IC (I2C) bus master for FPGAs☆29Updated 5 years ago
- LBNL RF controls support HDL libraries. Mirroring LBNL's internal Gitlab repository, which is CI enabled☆64Updated last week
- Development board for GateMateA1 CCGM1A1 FPGA from Cologne Chip with PS2 VGA 64Mbit RAM RP2040☆30Updated 8 months ago
- RISC-V SoC Physical Implementation in 180 nm CMOS with a Quark Core Based on FemtoRV32☆47Updated last year