colognechip / gatemate_ilaView external linksLinks
The ILA allows you to perform in-system debugging of your designs on the GateMate FPGA at runtime. All signals of your design inside the FPGA can be monitored in a waveform.
☆59Nov 14, 2025Updated 3 months ago
Alternatives and similar repositories for gatemate_ila
Users that are interested in gatemate_ila are comparing it to the libraries listed below
Sorting:
- Project Peppercorn - GateMate FPGA Bitstream Documentation☆33Updated this week
- Development board for GateMateA1 CCGM1A1 FPGA from Cologne Chip with PS2 VGA 64Mbit RAM RP2040☆36Dec 8, 2025Updated 2 months ago
- CologneChip GateMate FPGA Module: GMM-7550☆28Jan 17, 2026Updated 3 weeks ago
- Simple extension boards for Olimex GateMate FPGA Board☆18Jun 30, 2025Updated 7 months ago
- Spicing up the first and (no longer) the only EU FPGA chip with a flashy new board, loaded with a suite of engaging demos and examples =>…☆88Oct 16, 2025Updated 4 months ago
- RISCV CPU implementation tutorial steps for Cologne Chip Gatemate E1, adopted from https://github.com/BrunoLevy/learn-fpga☆14Feb 26, 2025Updated 11 months ago
- VHDL Code for infrastructural blocks (designed for FPGA)☆15Oct 26, 2022Updated 3 years ago
- Experiments with Cologne Chip's GateMate FPGA architecture☆17Nov 16, 2023Updated 2 years ago
- Re-coded Gowin GW1N primitives for Verilator use☆21Aug 19, 2022Updated 3 years ago
- ☆12Jun 4, 2021Updated 4 years ago
- IP Catalog for Raptor.☆17Dec 6, 2024Updated last year
- Demo of how to use https://github.com/openXC7 tools (yosys+nextpnr-xilinx) to implement the HW side of a custom SoC with RISC-V CPU & our…☆36Feb 23, 2025Updated 11 months ago
- WCH CH569 SerDes Reverse Engineering☆30Aug 13, 2022Updated 3 years ago
- Drop In USB CDC ACM core for iCE40 FPGA☆34Sep 5, 2021Updated 4 years ago
- LunaPnR is a place and router for integrated circuits☆47Updated this week
- Fabric generator and CAD tools graphical frontend☆17Aug 5, 2025Updated 6 months ago
- User-friendly explanation of Yosys options☆113Sep 25, 2021Updated 4 years ago
- USB DFU bootloader gateware / firmware for FPGAs☆70Jan 30, 2026Updated 2 weeks ago
- Hardware Description Language Translator☆18Jan 27, 2026Updated 2 weeks ago
- Apheleia Verification Library. A Python based HDL verification library sitting on top of cocotb☆45Feb 3, 2026Updated last week
- This is a collection of the built in libraries of the VHDPlus IDE toghether with examples. Commits will be featured in the IDE with futur…☆20Feb 27, 2024Updated last year
- Tests to evaluate the support of VHDL 2008 and VHDL 2019 features☆32Jan 30, 2025Updated last year
- Portable HyperRAM controller☆65Dec 8, 2024Updated last year
- Repository for the rp2040_pmod board from controlpaths devices.☆22Jan 2, 2024Updated 2 years ago
- Yet Another VHDL tool☆30May 15, 2017Updated 8 years ago
- Kuchen Computer☆23Jun 26, 2024Updated last year
- Utilities for Avalon Memory Map☆11Jul 11, 2024Updated last year
- Generate bitstream from FPGA assembly.☆25Nov 20, 2025Updated 2 months ago
- End-to-end synthesis and P&R toolchain☆94Dec 2, 2025Updated 2 months ago
- An open-source VHDL library for FPGA design.☆32Jun 2, 2022Updated 3 years ago
- A compact, configurable RISC-V core☆13Jul 31, 2025Updated 6 months ago
- A general slow DDR3 interface. Very little resource consumption. Suits for all FPGAs with 1.5V IO voltage.☆38May 7, 2024Updated last year
- Nitro USB FPGA core☆86Mar 6, 2024Updated last year
- Single/Multi-channel Full Speed USB interface for FPGA and ASIC designs☆187Mar 10, 2024Updated last year
- Tiny PicoProbe PCB☆24Feb 25, 2023Updated 2 years ago
- AXI support for Migen/MiSoC☆28Jun 5, 2025Updated 8 months ago
- VHDL String Formatting Library☆27Apr 27, 2024Updated last year
- A minimal-area RISC-V core with a scalable data path to 1, 2, 4, or 8 bits and manifold variants.☆111Feb 3, 2026Updated last week
- Trying to verify Verilog/VHDL designs with formal methods and tools☆43Mar 7, 2024Updated last year