colognechip / gatemate_ilaLinks
The ILA allows you to perform in-system debugging of your designs on the GateMate FPGA at runtime. All signals of your design inside the FPGA can be monitored in a waveform.
☆53Updated 3 months ago
Alternatives and similar repositories for gatemate_ila
Users that are interested in gatemate_ila are comparing it to the libraries listed below
Sorting:
- Portable Verilog RTL interface to S27KL0641DABHI020 64Mbit HyperRAM IC☆91Updated 7 years ago
- Nitro USB FPGA core☆87Updated last year
- A minimal-area RISC-V core with a scalable data path to 1, 2, 4, or 8 bits and manifold variants.☆106Updated last week
- Wishbone interconnect utilities☆41Updated 7 months ago
- An open source FPGA PCI core & 8250-Compatible PCI UART core☆43Updated 4 years ago
- CologneChip GateMate FPGA Module: GMM-7550☆22Updated last week
- Constraint files for Hardware Description Language (HDL) designs targeting FPGA boards☆45Updated this week
- Generic FPGA SDRAM controller, originally made for AS4C4M16SA☆80Updated 5 years ago
- RISC-V Processor written in Amaranth HDL☆39Updated 3 years ago
- Virtual development board for HDL design☆42Updated 2 years ago
- Basic USB 1.1 Host Controller for small FPGAs☆93Updated 5 years ago
- Show the time on a VGA monitor. Submitted for the Google MPW1 ASIC shuttle.☆62Updated 3 years ago
- Spicing up the first and (no longer) the only EU FPGA chip with a flashy new board, loaded with a suite of engaging demos and examples =>…☆71Updated 2 weeks ago
- Peripheral Component Interconnect has taken Express lane long ago, going for xGbps SerDes. Now (for the first time) in opensource on the …☆16Updated last week
- LBNL RF controls support HDL libraries. Mirroring LBNL's internal Gitlab repository, which is CI enabled☆64Updated this week
- ☆45Updated 2 years ago
- Demo of how to use https://github.com/openXC7 tools (yosys+nextpnr-xilinx) to implement the HW side of a custom SoC with RISC-V CPU & our…☆29Updated 6 months ago
- ☆70Updated last year
- A Risc-V SoC for Tiny Tapeout☆35Updated last week
- ☆34Updated 4 years ago
- assorted library of utility cores for amaranth HDL☆96Updated 11 months ago
- Specification of the Wishbone SoC Interconnect Architecture☆45Updated 3 years ago
- Tool to parse yosys and nextpnr logfiles to then plot LUT, flip-flop and maximum frequency stats as your project progresses.☆21Updated last year
- Portable HyperRAM controller☆59Updated 9 months ago
- A padring generator for ASICs☆25Updated 2 years ago
- sample VCD files☆37Updated last month
- 🔥 Technology-agnostic FPGA stress-test: maximum logic utilization and high dynamic power consumption.☆29Updated 3 years ago
- Experimental Tiny Tapeout chip on IHP SG13G2 0.13 μm BiCMOS process☆18Updated 5 months ago
- Gateware / Firmware / BuildRoot to run linux on iCE40 / iCEBreaker☆101Updated 2 years ago
- Featherweight RISC-V implementation☆53Updated 3 years ago