colognechip / gatemate_ilaLinks
The ILA allows you to perform in-system debugging of your designs on the GateMate FPGA at runtime. All signals of your design inside the FPGA can be monitored in a waveform.
☆51Updated last week
Alternatives and similar repositories for gatemate_ila
Users that are interested in gatemate_ila are comparing it to the libraries listed below
Sorting:
- CologneChip GateMate FPGA Module: GMM-7550☆22Updated this week
- Spicing up the first and (no longer) the only EU FPGA chip with a flashy new board, loaded with a suite of engaging demos and examples =>…☆62Updated last week
- Portable Verilog RTL interface to S27KL0641DABHI020 64Mbit HyperRAM IC☆88Updated 6 years ago
- Experimental flows using nextpnr for Xilinx devices☆47Updated last week
- assorted library of utility cores for amaranth HDL☆90Updated 8 months ago
- Wishbone interconnect utilities☆41Updated 3 months ago
- Demo of how to use https://github.com/openXC7 tools (yosys+nextpnr-xilinx) to implement the HW side of a custom SoC with RISC-V CPU & our…☆25Updated 3 months ago
- A minimal-area RISC-V core with a scalable data path to 1, 2, 4, or 8 bits and manifold variants.☆93Updated 8 months ago
- ☆45Updated 2 years ago
- A padring generator for ASICs☆25Updated 2 years ago
- Flip flop setup, hold & metastability explorer tool☆34Updated 2 years ago
- Greyhound on IHP SG13G2 0.13 μm BiCMOS process☆38Updated 3 weeks ago
- Peripheral Component Interconnect has taken Express lane long ago, going for xGbps SerDes. Now (for the first time) in opensource on the …☆11Updated 2 weeks ago
- An open source FPGA PCI core & 8250-Compatible PCI UART core☆41Updated 4 years ago
- Portable HyperRAM controller☆55Updated 5 months ago
- FPGA IP cores for the Antikernel OS, intended to be included as a submodule in SoC integrations☆64Updated this week
- Virtual development board for HDL design☆42Updated 2 years ago
- Demo projects for various Kintex FPGA boards☆59Updated last week
- Generate Zynq configurations without using the vendor GUI☆30Updated last year
- Set up your GitHub Actions workflow with a OSS CAD Suite☆16Updated last year
- An open-source HDL register code generator fast enough to run in real time.☆68Updated last week
- RISC-V Processor written in Amaranth HDL☆37Updated 3 years ago
- FTDI FT245 Style Synchronous/Asynchronous FIFO Bridge☆32Updated 3 years ago
- 🔴 SystemVerilog FPGA cores to communicate with FTDI Synchronous/Asynchronous FIFOs (FT245 protocol)☆43Updated 3 years ago
- Spen's Official OpenOCD Mirror☆50Updated 2 months ago
- Project Peppercorn - GateMate FPGA Bitstream Documentation☆21Updated this week
- Show the time on a VGA monitor. Submitted for the Google MPW1 ASIC shuttle.☆60Updated 3 years ago
- RISC-V SoC Physical Implementation in 180 nm CMOS with a Quark Core Based on FemtoRV32☆45Updated last year
- tools to help make the most of the limited space we have on the Google sponsored Efabless shuttles☆36Updated 2 years ago
- Examples and design pattern for VHDL verification☆15Updated 9 years ago