colognechip / gatemate_ila
The ILA allows you to perform in-system debugging of your designs on the GateMate FPGA at runtime. All signals of your design inside the FPGA can be monitored in a waveform.
☆47Updated 2 weeks ago
Related projects: ⓘ
- ☆42Updated last year
- CologneChip GateMate FPGA Module: GMM-7550☆18Updated 7 months ago
- Portable Verilog RTL interface to S27KL0641DABHI020 64Mbit HyperRAM IC☆80Updated 6 years ago
- Generate Zynq configurations without using the vendor GUI☆29Updated last year
- Nitro USB FPGA core☆82Updated 6 months ago
- Wishbone interconnect utilities☆34Updated 3 months ago
- Experimental flows using nextpnr for Xilinx devices☆36Updated this week
- Gateware / Firmware / BuildRoot to run linux on iCE40 / iCEBreaker☆89Updated last year
- KiCad Library to make it easy to create both host boards and expansion boards and which are compatible with the Digilent "PMOD" specifica…☆36Updated 3 years ago
- ☆40Updated 4 years ago
- ☆29Updated 3 years ago
- Show the time on a VGA monitor. Submitted for the Google MPW1 ASIC shuttle.☆57Updated 2 years ago
- RISC-V Processor written in Amaranth HDL☆31Updated 2 years ago
- ☆55Updated last month
- 🔴 SystemVerilog FPGA cores to communicate with FTDI Synchronous/Asynchronous FIFOs (FT245 protocol)☆31Updated 3 years ago
- USB DFU bootloader gateware / firmware for FPGAs☆57Updated 7 months ago
- Basic USB 1.1 Host Controller for small FPGAs☆84Updated 4 years ago
- Demo projects for various Kintex FPGA boards☆43Updated 3 months ago
- ☆22Updated 2 years ago
- Spicing up the first and only EU FPGA chip with a flashy new board, loaded with a suite of engaging demos and examples. https://www.chil…☆37Updated this week
- An open source FPGA PCI core & 8250-Compatible PCI UART core☆38Updated 3 years ago
- Portable HyperRAM controller☆47Updated last month
- Flip flop setup, hold & metastability explorer tool☆31Updated last year
- Small footprint and configurable SPI core☆38Updated this week
- FTDI FT245 Style Synchronous/Asynchronous FIFO Bridge☆26Updated 3 years ago
- ☆90Updated last year
- Demo of how to use https://github.com/openXC7 tools (yosys+nextpnr-xilinx) to implement the HW side of a custom SoC with RISC-V CPU & our…☆18Updated 6 months ago
- Reusable Verilog 2005 components for FPGA designs☆34Updated last year
- FPGA USB 1.1 Low-Speed Implementation☆32Updated 5 years ago
- assorted library of utility cores for amaranth HDL☆77Updated this week