colognechip / gatemate_ilaLinks
The ILA allows you to perform in-system debugging of your designs on the GateMate FPGA at runtime. All signals of your design inside the FPGA can be monitored in a waveform.
☆55Updated last month
Alternatives and similar repositories for gatemate_ila
Users that are interested in gatemate_ila are comparing it to the libraries listed below
Sorting:
- Portable Verilog RTL interface to S27KL0641DABHI020 64Mbit HyperRAM IC☆91Updated 7 years ago
- A minimal-area RISC-V core with a scalable data path to 1, 2, 4, or 8 bits and manifold variants.☆107Updated last month
- CologneChip GateMate FPGA Module: GMM-7550☆24Updated last week
- Nitro USB FPGA core☆86Updated last year
- Spicing up the first and (no longer) the only EU FPGA chip with a flashy new board, loaded with a suite of engaging demos and examples =>…☆79Updated last week
- Basic USB 1.1 Host Controller for small FPGAs☆95Updated 5 years ago
- USB DFU bootloader gateware / firmware for FPGAs☆69Updated last year
- ☆70Updated last year
- Wishbone interconnect utilities☆42Updated 8 months ago
- Constraint files for Hardware Description Language (HDL) designs targeting FPGA boards☆45Updated this week
- Generic FPGA SDRAM controller, originally made for AS4C4M16SA☆80Updated 5 years ago
- ☆45Updated 2 years ago
- Spen's Official OpenOCD Mirror☆50Updated 7 months ago
- Project Peppercorn - GateMate FPGA Bitstream Documentation☆27Updated last week
- Show the time on a VGA monitor. Submitted for the Google MPW1 ASIC shuttle.☆62Updated 3 years ago
- Convenience script to install the nextpnr-xilinx toolchain for Kintex7, Artix7, Spartan7 and Zynq7☆91Updated 4 months ago
- Gateware / Firmware / BuildRoot to run linux on iCE40 / iCEBreaker☆101Updated 2 years ago
- A padring generator for ASICs☆25Updated 2 years ago
- Experimental flows using nextpnr for Xilinx devices☆50Updated 4 months ago
- Portable HyperRAM controller☆60Updated 10 months ago
- This repository contains small example designs that can be used with the open source icestorm flow.☆150Updated 4 years ago
- 🔥 Technology-agnostic FPGA stress-test: maximum logic utilization and high dynamic power consumption.☆30Updated 3 years ago
- RISC-V Processor written in Amaranth HDL☆39Updated 3 years ago
- Virtual development board for HDL design☆42Updated 2 years ago
- Generate Zynq configurations without using the vendor GUI☆30Updated 2 years ago
- Using the TinyFPGA BX USB code in user designs☆51Updated 6 years ago
- assorted library of utility cores for amaranth HDL☆96Updated last year
- Miscellaneous ULX3S examples (advanced)☆81Updated 4 months ago
- A collection of debugging busses developed and presented at zipcpu.com☆41Updated last year
- Demo of how to use https://github.com/openXC7 tools (yosys+nextpnr-xilinx) to implement the HW side of a custom SoC with RISC-V CPU & our…☆33Updated 8 months ago