colognechip / gatemate_ila
The ILA allows you to perform in-system debugging of your designs on the GateMate FPGA at runtime. All signals of your design inside the FPGA can be monitored in a waveform.
☆49Updated last month
Alternatives and similar repositories for gatemate_ila:
Users that are interested in gatemate_ila are comparing it to the libraries listed below
- CologneChip GateMate FPGA Module: GMM-7550☆21Updated last year
- Portable Verilog RTL interface to S27KL0641DABHI020 64Mbit HyperRAM IC☆84Updated 6 years ago
- Wishbone interconnect utilities☆38Updated last week
- ☆32Updated 4 years ago
- Spicing up the first and (no longer) the only EU FPGA chip with a flashy new board, loaded with a suite of engaging demos and examples =>…☆52Updated this week
- A minimal-area RISC-V core with a scalable data path to 1, 2, 4, or 8 bits and manifold variants.☆87Updated 5 months ago
- ☆58Updated 5 months ago
- Experimental flows using nextpnr for Xilinx devices☆41Updated 2 weeks ago
- Constraint files for Hardware Description Language (HDL) designs targeting FPGA boards☆43Updated this week
- Generate Zynq configurations without using the vendor GUI☆30Updated last year
- USB DFU bootloader gateware / firmware for FPGAs☆62Updated 4 months ago
- Flip flop setup, hold & metastability explorer tool☆32Updated 2 years ago
- Nitro USB FPGA core☆84Updated 11 months ago
- Virtual development board for HDL design☆40Updated last year
- A collection of debugging busses developed and presented at zipcpu.com☆37Updated last year
- Demo of how to use https://github.com/openXC7 tools (yosys+nextpnr-xilinx) to implement the HW side of a custom SoC with RISC-V CPU & our…☆22Updated 4 months ago
- RISC-V Processor written in Amaranth HDL☆36Updated 3 years ago
- Spen's Official OpenOCD Mirror☆48Updated 11 months ago
- Miscellaneous ULX3S examples (advanced)☆75Updated 3 weeks ago
- An open source FPGA PCI core & 8250-Compatible PCI UART core☆40Updated 4 years ago
- RISC-V SoC Physical Implementation in 180 nm CMOS with a Quark Core Based on FemtoRV32☆43Updated last year
- Portable HyperRAM controller☆52Updated 2 months ago
- tools to help make the most of the limited space we have on the Google sponsored Efabless shuttles☆35Updated 2 years ago
- ☆44Updated 2 years ago
- Basic USB 1.1 Host Controller for small FPGAs☆88Updated 4 years ago
- KiCad Library to make it easy to create both host boards and expansion boards and which are compatible with the Digilent "PMOD" specifica…☆38Updated 3 years ago
- Show the time on a VGA monitor. Submitted for the Google MPW1 ASIC shuttle.☆59Updated 3 years ago
- UART models for cocotb☆26Updated last year
- FPGA IP cores for the Antikernel OS, intended to be included as a submodule in SoC integrations☆62Updated this week
- Bitstream relocation and manipulation tool.☆43Updated 2 years ago