virtualsecureplatform / V2TT
This is the repository for the transpiler to compile Verilog to C++ code with TFHE library.
☆18Updated 4 years ago
Alternatives and similar repositories for V2TT:
Users that are interested in V2TT are comparing it to the libraries listed below
- Instruction set simulator for RISC-V☆53Updated 4 years ago
- ☆41Updated 6 years ago
- Cyanurus is a Unix-like operating system for ARMv7-A☆47Updated 8 years ago
- RISC-V documentation transrate to Japanese.☆73Updated 3 years ago
- ☆19Updated 4 years ago
- nv is a programming language supports non-volatile variable and flexible grammar.☆24Updated 3 years ago
- translation of XV6☆49Updated 6 years ago
- CR0.CD manipulate Linux Kernel Module as a proc filesystem☆19Updated 5 years ago
- xv6のテキスト(book-rev6.pdf)を超適当翻訳してPDF化したもの☆28Updated 11 years ago
- WWWを再構築するぞ!!!☆15Updated 6 years ago
- Tiny MIPS for Terasic DE0☆35Updated 11 years ago
- Constraint geometry processing language☆18Updated 5 years ago
- ☆18Updated last month
- Unofficial website of security camp☆11Updated 7 months ago
- C compiler + hikalium☆35Updated 4 years ago
- bittn compiler infrastructure☆11Updated 4 years ago
- Translation of http://chip-architect.com/news/2003_09_21_Detailed_Architecture_of_AMDs_64bit_Core.html☆11Updated 6 years ago
- Blockchain project for creators.☆27Updated 6 years ago
- 初めて作ったプログラミング言語です☆12Updated 6 years ago
- Emelio interpreter written in C++☆34Updated 4 years ago
- seccamp2018 c compiler☆53Updated 2 years ago
- a brief note on extendable and injectable syntax☆20Updated 9 years ago
- Open source RISC-V IP core for FPGA/ASIC design☆30Updated 8 months ago
- ISO C90のコンパイラ☆31Updated 8 years ago
- ☆10Updated 3 years ago
- RISC-V (rv32imf) CPU implemented in System Verilog for cpuex2019 @ UTokyo☆13Updated 5 years ago
- intel を越える☆16Updated 7 years ago
- ISUCON8 本戦 優勝チーム「最大の敵は時差」(スコア: 35,312)☆13Updated 6 years ago
- RISC-V Simulator written in Rust☆20Updated 5 years ago
- 書籍『アンダースタンディング コンピュテーション』のサポートリポジトリです。☆73Updated 10 years ago